MC912D60ACPV8 Freescale Semiconductor, MC912D60ACPV8 Datasheet - Page 264

no-image

MC912D60ACPV8

Manufacturer Part Number
MC912D60ACPV8
Description
IC MCU 6K FLASH 8MHZ 112-LQFP
Manufacturer
Freescale Semiconductor
Series
HC12r
Datasheet

Specifications of MC912D60ACPV8

Core Processor
CPU12
Core Size
16-Bit
Speed
8MHz
Connectivity
CAN, MI Bus, SCI, SPI
Peripherals
POR, PWM, WDT
Number Of I /o
68
Program Memory Size
60KB (60K x 8)
Program Memory Type
FLASH
Eeprom Size
1K x 8
Ram Size
2K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 16x8/10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
112-LQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC912D60ACPV8
Manufacturer:
FREESCALE
Quantity:
5 530
Part Number:
MC912D60ACPV8
Manufacturer:
FREESCALE
Quantity:
1 831
Part Number:
MC912D60ACPV8
Manufacturer:
QFP
Quantity:
748
Part Number:
MC912D60ACPV8
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC912D60ACPV8
Manufacturer:
FREESCALE
Quantity:
20 000
Multiple Serial Interface
15.3 Block diagram
15.4 Serial Communication Interface (SCI)
Technical Data
264
MSI
Figure 15-1. Multiple Serial Interface Block Diagram
Two serial communication interfaces are available on the
MC68HC912D60A. These are NRZ format (one start, eight or nine data,
and one stop bit) asynchronous communication systems with
independent internal baud rate generation circuitry and SCI transmitters
and receivers. They can be configured for eight or nine data bits (one of
which may be designated as a parity bit, odd or even). If enabled, parity
is generated in hardware for transmitted and received data. Receiver
parity errors are flagged in hardware. The baud rate generator is based
on a modulus counter, allowing flexibility in choosing baud rates. There
is a receiver wake-up feature, an idle line detect feature, a loop-back
mode, and various error detection features. Two port pins for each SCI
provide the external interface for the transmitted data (TXD) and the
received data (RXD).
For a faster wake-up out of WAIT mode by a received SCI message,
both SCI have the capability of sending a receiver interrupt, if enabled,
when RAF (receiver active flag) is set. For compatibility with other
M68HC12 products, this feature is active only in WAIT mode and is
disabled when VDDPLL supply is at V
SCI0
SCI1
SPI
Multiple Serial Interface
MOSI/MOMI
MISO/SISO
CS/SS
RxD0
RxD1
TxD0
TxD1
SCK
SS
level.
MC68HC912D60A — Rev. 3.1
Freescale Semiconductor
PS0
PS1
PS2
PS3
PS4
PS5
PS6
PS7

Related parts for MC912D60ACPV8