XRT94L31IB Exar Corporation, XRT94L31IB Datasheet - Page 72

no-image

XRT94L31IB

Manufacturer Part Number
XRT94L31IB
Description
IC MAPPER DS3/E3/STS-1 504TBGA
Manufacturer
Exar Corporation
Datasheet

Specifications of XRT94L31IB

Applications
Network Switches
Interface
Bus
Voltage - Supply
3.14 V ~ 3.47 V
Package / Case
504-LBGA
Mounting Type
Surface Mount
Product
Mapper
Lead Free Status / RoHS Status
Contains lead / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XRT94L31IB
Manufacturer:
Exar Corporation
Quantity:
10 000
Part Number:
XRT94L31IB-L
Manufacturer:
Exar Corporation
Quantity:
10 000
Part Number:
XRT94L31IB-L
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Company:
Part Number:
XRT94L31IB-L
Quantity:
355
XRT94L31
3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER IC
PIN DESCRIPTION OF THE XRT94L31 (REV. B)
PIN #
AE11
AG8
D26
A20
STS1RXD_CK_2
STS1RXD_PL_0
STS1RXD_PL_1
STS1RXD_PL_2
RXVALIDFCS_2
SIGNAL NAME
RXGFCCLK_2
RXIDLE_0
RXIDLE_1
RXIDLE_2
RXLCD_0
RXLCD_1
RXLCD_2
I/O
O
O
CMOS
CMOS
TYPE
Receive STS-1 Telecom Bus Clock Output - Channel 2;
The function of this input pin depends upon whether or not the STS-1
Telecom Bus Interface associated with Channel 2 is enabled.
If STS-1 Telecom Bus (Channel 2) has been enabled
STS1RXD_CK_2:
All signals, which are output via the Receive Telecom Bus - Channel 2
are clocked out upon the rising edge of this clock signal. This includes
the following signals.
This clock signal will operate at 19.44MHz. (For STS-3 mode) or
6.48MHz (Fro STS-1 mode)
RXVALIDFCS_2 (Receive HDLC block valid FCS Indicator - Channel
2)
RXGFCCLK_2 (Receive ATM GFC clock signal - Channel 2)
STS-1 Receive (Drop) Telecom Bus - Payload Indicator Output Sig-
nal - Channel n:
The function of this output pin depends upon whether or not the STS-1
Telecom Bus Interface block associated with Channel n has been
enabled or disabled.
If the STS-1 Telecom Bus Interface (associated with Channel n) is
enabled
- STS-1/STS-1 Receive (Drop) Telecom Bus - Payload Indicator Output -
STS1RXD_PL_0:
This output pin indicates whether or not Transport Overhead bytes are
being output via the STS1RXD_D_0[7:0] output pins.
This output pin is pulled "Low" for the duration that the STS-1 Receive
Telecom Bus is transmitting a Transport Overhead byte via the
STS1RXD_D_0[7:0] output pins.
Conversely, this output pin is pulled "High" for the duration that the STS-
1 Receive Telecom Bus is transmitting something other than a Transport
Overhead byte via the STS1RXD_D_0[7:0] output pins.
RXIDLE_0 (Receive HDLC block idle indicator - Channel n)
RXLCD_0 (Receive Cell Processor Loss of Cell Delineation - Chan-
nel n)
- STS-1 Receive Telecom Bus Clock Output - Channel 2;
STS1RXD_D_2[7:0]
STS1RXD_ALARM_2
STS1RXD_DP_2
STS1RXD_PL_2
STS1RXD_C1J1_2
72
DESCRIPTION
REV. 1.0.1

Related parts for XRT94L31IB