APA075-FGG144 Actel, APA075-FGG144 Datasheet - Page 81

no-image

APA075-FGG144

Manufacturer Part Number
APA075-FGG144
Description
FPGA - Field Programmable Gate Array 75K System Gates
Manufacturer
Actel
Datasheet

Specifications of APA075-FGG144

Processor Series
APA075
Core
IP Core
Maximum Operating Frequency
150 MHz
Number Of Programmable I/os
158
Data Ram Size
27648
Supply Voltage (max)
2.7 V
Maximum Operating Temperature
+ 70 C
Minimum Operating Temperature
0 C
Development Tools By Supplier
APA-Eval-Kit, APA-Eval-BRD1, Silicon-Explorer II, Silicon-Sculptor 3, SI-EX-TCA, Flashpro 4, Flashpro 3, Flashpro Lite
Mounting Style
SMD/SMT
Supply Voltage (min)
2.3 V
Number Of Gates
75 K
Package / Case
FPBGA-144
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
APA075-FGG144
Manufacturer:
Actel
Quantity:
135
Part Number:
APA075-FGG144
Manufacturer:
ACTEL
Quantity:
1 045
Part Number:
APA075-FGG144
Manufacturer:
Microsemi SoC
Quantity:
10 000
Part Number:
APA075-FGG144
Manufacturer:
ACTEL
Quantity:
20 000
Part Number:
APA075-FGG144A
Manufacturer:
Microsemi SoC
Quantity:
10 000
Part Number:
APA075-FGG144I
Manufacturer:
Microsemi SoC
Quantity:
10 000
Synchronous FIFO Write
Note: The plot shows the normal operation status.
Figure 2-44 • Synchronous FIFO Write
Table 2-67 • T
Symbol t
CCYC
CMH
CML
DCH
DCS
FCBA
ECBA
ECBH,
FCBH,
HCBH
HCBA
WPCA
WPCH
WRCH, WBCH WRB & WBLKB hold from WCLKS ↑
WRCS, WBCS
Note: * At fast cycles, ECBA and FCBA = MAX (7.5 ns – CMH), 3.0 ns.
xxx
T
J
J
= 0°C to 110°C; V
= –55°C to 150°C, V
Clock high phase
Clock low phase
DI hold from WCLKS ↑
DI setup to WCLKS ↑
Old EMPTY, FULL, EQTH, & GETH valid hold
time from WCLKS ↓
Old WPE valid from WCLKS ↑
WRB & WBLKB setup to WCLKS ↑
Cycle time
New FULL access from WCLKS ↓
EMPTY↓ access from WCLKS ↓
EQTH or GETH access from WCLKS ↓
New WPE access from WCLKS ↑
Description
t WRCH , t WBCH
EQTH, GETH
t WRCS , t WBCS
WRB, WBLKB
DD
WCLKS
DD
EMPTY
= 2.3 V to 2.7 V for Commercial/Industrial
FULL
WPE
= 2.3 V to 2.7 V for Military/MIL-STD-883
t DCS
DI
t WPCH
t DCH
Cycle Start
t WPCA
t CMH
Min.
3.0*
3.0*
7.5
3.0
3.0
0.5
1.0
4.5
3.0
0.5
1.0
v5.9
t CCYC
Max.
t HCBA
1.0
0.5
t CML
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
t HCBH
t ECBH , t FCBH
t ECBA , t FCBA
(Full Inhibits Write)
Empty/full/thresh are invalid from the end of
hold until the new access is complete
WPE is invalid, while PARGEN is active
ProASIC
PLUS
Notes
Flash Family FPGAs
2-71

Related parts for APA075-FGG144