APA075-PQG208 Actel, APA075-PQG208 Datasheet - Page 49

no-image

APA075-PQG208

Manufacturer Part Number
APA075-PQG208
Description
FPGA - Field Programmable Gate Array 75K System Gates
Manufacturer
Actel
Datasheet

Specifications of APA075-PQG208

Processor Series
APA075
Core
IP Core
Maximum Operating Frequency
150 MHz
Number Of Programmable I/os
158
Data Ram Size
27648
Supply Voltage (max)
2.7 V
Maximum Operating Temperature
+ 70 C
Minimum Operating Temperature
0 C
Development Tools By Supplier
APA-Eval-Kit, APA-Eval-BRD1, Silicon-Explorer II, Silicon-Sculptor 3, SI-EX-TCA, Flashpro 4, Flashpro 3, Flashpro Lite
Mounting Style
SMD/SMT
Supply Voltage (min)
2.3 V
Number Of Gates
75 K
Package / Case
PQFP-208
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
APA075-PQG208
Manufacturer:
Actel
Quantity:
135
Part Number:
APA075-PQG208
Manufacturer:
Freescale
Quantity:
245
Part Number:
APA075-PQG208
Manufacturer:
Microsemi SoC
Quantity:
10 000
Part Number:
APA075-PQG208
Manufacturer:
XILINX
0
Part Number:
APA075-PQG208
Manufacturer:
ACTEL/爱特
Quantity:
20 000
Part Number:
APA075-PQG208A
Manufacturer:
Microsemi SoC
Quantity:
10 000
Part Number:
APA075-PQG208I
Manufacturer:
LT
Quantity:
3 057
Part Number:
APA075-PQG208I
Manufacturer:
Microsemi SoC
Quantity:
10 000
Table 2-24 • DC Electrical Specifications (V
Symbol
I
I
I
I
C
C
Notes:
1. All process conditions. Military Temperature / MIL-STD-883 Class B: Junction Temperature: –55 to +125°C.
2. During transitions, the input signal may overshoot to V
3. During transitions, the input signal may undershoot to –1.0 V for a limited time of no larger than 10% of the duty cycle.
4. No pull-up resistor required.
DDQ
OZ
OSH
OSL
I/O
CLK
Applies to Military Temperature and MIL-STD-883B Temperature Only
Parameter
Quiescent Supply Current
(standby)
Military
Tristate
Current
Output Short Circuit Current
High
3.3 V High Drive (OB33P)
3.3 V Low Drive (OB33L)
Output Short Circuit Current
Low
3.3 V High Drive
3.3 V Low Drive
I/O Pad Capacitance
Clock Input Pad Capacitance
Output
Leakage
DDP
Conditions
V
V
V
V
V
V
IN
OH
IN
IN
IN
IN
= 3.3 V
= GND
= GND
= GND
= V
= V
= GND or V
DD
DD
4
±
DDP
or V
0.3 V and V
+1.0 V for a limited time of no larger than 10% of the duty cycle.
DD
DD
v5.9
DD
= 2.5 V
±
0.2 V) (Continued)
Std.
Std.
Military/MIL-STD-883B
Min.
–200
–100
–10
ProASIC
Typ.
PLUS
5.0
Flash Family FPGAs
Max.
200
100
25
10
10
10
1
Units
mA
µA
pF
pF
2-39

Related parts for APA075-PQG208