ISL80101IRAJZ Intersil, ISL80101IRAJZ Datasheet
ISL80101IRAJZ
Specifications of ISL80101IRAJZ
Available stocks
Related parts for ISL80101IRAJZ
ISL80101IRAJZ Summary of contents
Page 1
... CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. | 1-888-INTERSIL or 1-888-468-3774 Intersil (and design registered trademark of Intersil Americas Inc. Copyright © Intersil Americas Inc. 2009. All Rights Reserved. All other trademarks mentioned are the property of their respective owners. Accuracy ...
Page 2
... TTL and CMOS compatible DNC Do not connect this pin to ground or supply. Leave floating VIN Input supply pin. Ordering Information PART NUMBER (Notes 4, 5) PART MARKING ISL80101IRAJZ DZAB (Note 1) ISL80101IR08Z DZBB ISL80101IR08Z-T DZBB (Note 2) ISL80101IR12Z DZCB ISL80101IR12Z-T DZCB (Note 2) ...
Page 3
... ISL80101 Thermal Information Thermal Resistance . . . . . . . . . . . . . . . . . . .θJA (°C/W)θJC (°C/ DFN Package (Notes Storage Temperature Range . . . . . . . . . . . -65°C to +150°C Junction Temperature . . . . . . . . . . . . . . . . . . . . . . +150°C Pb-Free Reflow Profile . . . . . . . . . . . . . . . . . .see link below http://www.intersil.com/pbfree/Pb-FreeReflow.asp = V + 0.4V OUT TEST CONDITIONS V Options: 0.8V, 1.2V, 1.5V and 1.8V OUT 2.2V ≤ ...
Page 4
Electrical Specifications Unless otherwise noted, V Applications must follow thermal guidelines of the package to determine worst case junction temperature. Please refer to Applications section of the datasheet and Tech Brief TB379. Boldface limits apply over the operating temperature range, ...
Page 5
Typical Application Diagrams 2.5V ± 10% 10µF 10k (*NOTE 13) FIGURE 1. FIXED TYPICAL APPLICATION DIAGRAM 2.5V ± 10% 10µF 10k (*NOTE 13) FIGURE 2. ADJUSTABLE TYPICAL APPLICATION DIAGRAM NOTE: 13. Used when large bulk capacitance required ...
Page 6
ISL80101 Schematic Block Diagram VIN SS SS REFERENCE LEVEL ENABLE SHIFT Application Section Input Voltage Requirements Despite other output voltages offered, this family of LDOs is optimized for a true 2.5V to 1.8V conversion where the input supply can have ...
Page 7
Functional Description Enable Operation The Enable turn-on threshold is typically 0.8V with a hysteresis of 80mV. The Enable pin doesn't have an internal pull-up or pull-down resistor result, this pin must not be left floating. This pin must ...
Page 8
Output Voltage Selection An external resistor divider is used to scale the output voltage relative to the internal reference voltage. This voltage is then fed back to the error amplifier. The output voltage can be programmed to any level between ...
Page 9
Typical Operating Performance Unless otherwise noted 2.2V 1.8 1.2 0.6 0 -0.6 -1.2 -1.8 -50 - JUNCTION TEMPERATURE (°C) FIGURE 7. OUTPUT VOLTAGE vs TEMPERATURE 1.8 1.2 0.6 +25°C 0 -0.6 +125°C -1.2 ...
Page 10
Typical Operating Performance Unless otherwise noted 2.2V 200 190 180 170 160 150 140 130 120 110 100 -40 -25 - TEMPERATURE ...
Page 11
Typical Operating Performance Unless otherwise noted 2.2V FIGURE 19. ENABLE SHUTDOWN 300 250 200 150 100 50 0 -40 -25 - JUNCTION TEMPERATURE (°C) FIGURE 21. START-UP TIME vs TEMPERATURE 3.0 ...
Page 12
Typical Operating Performance Unless otherwise noted 2.2V FIGURE 25. LOAD TRANSIENT 10µF CERAMIC OUT FIGURE 27. LOAD TRANSIENT 10mA TO 1A 10µF CERAMIC OUT FIGURE 29. I TRANSIENT LINE ...
Page 13
Typical Operating Performance Unless otherwise noted 2.2V 100µ OUT 0 10 100 1k 10k FREQUENCY (Hz) FIGURE 31. PSRR vs C FIGURE 33. SPECTRAL ...
Page 14
... Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries ...
Page 15
Package Outline Drawing L10.3x3 10 LEAD DUAL FLAT PACKAGE (DFN) Rev 6, 09/09 3.00 6 PIN 1 INDEX AREA (4X) 0.10 TOP VIEW PACKAGE (10 x 0.55) OUTLINE (10x 0.23) (8x 0.50) 1.60 TYPICAL RECOMMENDED LAND PATTERN 15 ISL80101 A ...