5M160ZM100A5N Altera, 5M160ZM100A5N Datasheet - Page 155
5M160ZM100A5N
Manufacturer Part Number
5M160ZM100A5N
Description
ALTERA
Manufacturer
Altera
Series
MAX® Vr
Specifications of 5M160ZM100A5N
Programmable Type
In System Programmable
Delay Time Tpd(1) Max
7.5ns
Voltage Supply - Internal
1.71 V ~ 1.89 V
Number Of Logic Elements/blocks
160
Number Of Macrocells
128
Number Of Gates
-
Number Of I /o
79
Operating Temperature
-40°C ~ 125°C
Mounting Type
Surface Mount
Package / Case
100-TFBGA
Lead Free Status / Rohs Status
Vendor undefined / RoHS Compliant
- Current page: 155 of 164
- Download datasheet (5Mb)
Chapter 8: JTAG Boundary-Scan Testing in MAX V Devices
IEEE Std. 1149.1 BST Operation Control
Figure 8–8. IEEE Std. 1149.1 BST SAMPLE/PRELOAD Mode
December 2010 Altera Corporation
Figure 8–8
SAMPLE/PRELOAD instruction code shifts in through the TDI pin. The TAP controller
advances to the CAPTURE_DR state and then to the SHIFT_DR state, where it remains if
TMS is held low. The data shifted out of the TDO pin consists of the data that was
present in the capture registers after the capture phase. New test data shifted into the
TDI pin appears at the TDO pin after being clocked through the entire boundary-scan
register.
OUTJ
OUTJ
OEJ
OEJ
INJ
INJ
SHIFT
SHIFT
SDI
SDI
shows the capture, shift, and update phases of SAMPLE/PRELOAD mode.
0
1
0
1
0
1
0
1
0
1
0
1
CLOCK
CLOCK
D
D
D
D
D
D
Output
Output
Input
Input
OE
OE
Q
Q
Q
Q
Q
Q
(Shift and Update Phase)
SDO
SDO
Capture
Registers
Capture
Registers
(Capture Phase)
UPDATE
UPDATE
D
D
D
D
Output
Output
OE
OE
Q
Q
Q
Q
Update
Registers
Update
Registers
HIGHZ
HIGHZ
0
1
0
1
MODE
MODE
0
1
0
1
0
1
0
1
Global Signals
Global Signals
PIN_IN
PIN_OE
PIN_OUT
PIN_IN
PIN_OE
PIN_OUT
Output
Buffer
Output
Buffer
Pin
Pin
MAX V Device Handbook
8–9
Related parts for 5M160ZM100A5N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: