AD9393BBCZ-80 Analog Devices Inc, AD9393BBCZ-80 Datasheet - Page 10

• Manufacturer Part Number: AD9393BBCZ-80
• Description: Pb-free Low Power HDMI Rx
• Manufacturer: Analog Devices Inc

Specifications of AD9393BBCZ-80

• Applications: Video
• Interface: HDMI
• Voltage - Supply: 3.15 V ~ 3.47 V
• Package / Case: 76-CSPBGA
• Mounting Type: Surface Mount
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

AD9393
One of the three input channels is represented in Figure 4.
In each processing channel, the three inputs are multiplied
by three separate coefficients marked a1, a2, and a3. These
coefficients are divided by 4096 to obtain nominal values
ranging from −0.9998 to +0.9998. The variable labeled a4 is
used as an offset control. The CSC_MODE setting is the same
for all three processing channels. This multiplies all coefficients
and offsets by a factor of 2
The functional diagram for a single channel of the CSC (as
shown in Figure 4) is repeated for the remaining G and B
channels. The coefficients for these channels are b1, b2, b3,
b4, c1, c2, c3, and c4.
G
A programming example and register settings for several
common conversions are listed in the Color Space Converter
(CSC) Common Settings section.
For a detailed functional description and more programming
examples that are compatible with the AD9393, refer to the
AN-795 Application Note, AD9880 Color Space Converter
User's Guide.
AUDIO PLL SETUP
Data contained in the audio infoframes (among other registers)
defines for the AD9393 HDMI receiver not only the type of
Table 7. Audio Register Settings
Register
0x01
0x02
0x03
0x34
0x58
R
B
IN
IN
IN
[11:0]
[11:0]
[11:0]
a2[12:0]
a3[12:0]
a1[12:0]
Bits
[7:0]
[7:4]
[7:6]
[5:3]
[2]
[5:4]
[7]
[6:4]
[3]
[2:0]
×
×
×
×
×
×
Recommended
Setting
0x00
0x40
01
010
1
11
1
001
0
0**
4096
4096
4096
Figure 4. Single CSC Channel
1
1
1
CSC_MODE
+
+
.
a4[12:0]
Function
PLL divisor (MSBs)
PLL divisor (LSBs)
VCO range
Charge pump current
PLL enable
Audio frequency mode
override
MCLK PLL enable
MCLK PLL divisor
N/CTS disable
MCLK sampling
frequency
+
×4
×2
CSC_MODE[1:0]
2
1
0
R
OUT
[11:0]
Rev. 0 | Page 10 of 40
Comments
The video PLL is used for the audio clock circuit when in HDMI mode. This
is done automatically.
In HDMI mode, this bit enables a lower frequency to be used for audio
MCLK generation.
Allows the chip to determine the low frequency mode of the audio PLL.
This enables the analog PLL to be used for audio MCLK generation.
When the analog PLL is enabled for MCLK generation, another frequency
divider is provided; these bits set the divisor to 2.
The N and CTS values should always be enabled.
000 = 128 × f
001 = 256 × f
010 = 384 × f
011 = 512 × f
audio, but also the sampling frequency (f
frame also contains information about the N and CTS values
used to recreate the clock. With this information, it is possible
to regenerate the audio sampling frequency. The audio clock is
regenerated by dividing the 20-bit CTS value into the TMDS
clock, then multiplying by the 20-bit N value. This yields a
multiple of the sampling frequency of either 128 × f
f
To provide the most flexibility in configuring the audio
sampling clock, an additional PLL is employed. The PLL
characteristics are determined by the loop filter design (see
Figure 6), the PLL charge pump current, and the VCO range
setting.
To fully support all audio modes for all video resolutions up
to 1080i, it is necessary to adjust certain audio-related registers
from their power-on default values. Table 7 describes these
registers and gives the recommended settings.
S
*N AND CTS VALUES ARE TRANSMITTED USING THE
128
. It is possible for this to be specified up to 1024 × f
AUDIO CLOCK REGENERATION PACKET. VIDEO
CLOCK IS TRANSMITTED ON TMDS CLOCK CHANNEL.
CLOCK
VIDEO
N
×
S
S
S
S
f
S
REGISTER
DIVIDE
SOURCE DEVICE
BY
8nF
N
C
N
P
Figure 5. N and CTS for Audio Clock
Figure 6. PLL Loop Filter Detail
COUNTER
CYCLE
FILT
TIME
1.5kΩ
R
Z
CLOCK
TMDS
CTS*
C
80nF
N*
Z
÷
S
SINK DEVICE
CTS
). The audio info-
PV
DD
× N
S
S
or 256 ×
.
128
×
f
S