LMX24856211EVAL National Semiconductor, LMX24856211EVAL Datasheet

no-image

LMX24856211EVAL

Manufacturer Part Number
LMX24856211EVAL
Description
DELTA-SIGMA LOW POWER DUAL PLL
Manufacturer
National Semiconductor
Datasheet

Specifications of LMX24856211EVAL

Lead Free Status / Rohs Status
Not Compliant
© 2008 National Semiconductor Corporation
LMX2485/LMX2485E
50 MHz - 3.0 GHz High Performance Delta-Sigma Low
Power Dual PLLatinum ™ Frequency Synthesizers with 800
MHz Integer PLL
General Description
The LMX2485 is a low power, high performance delta-sigma
fractional-N PLL with an auxiliary integer-N PLL. The device
is fabricated using National Semiconductor’s advanced pro-
cess.
With delta-sigma architecture, fractional spurs at lower offset
frequencies are pushed to higher frequencies outside the loop
bandwidth. The ability to push close in spur and phase noise
energy to higher frequencies is a direct function of the mod-
ulator order. Unlike analog compensation, the digital feed-
back technique used in the LMX2485 is highly resistant to
changes in temperature and variations in wafer processing.
The LMX2485 delta-sigma modulator is programmable up to
fourth order, which allows the designer to select the optimum
modulator order to fit the phase noise, spur, and lock time
requirements of the system.
Serial data for programming the LMX2485 is transferred via
a three line high speed (20 MHz) MICROWIRE interface. The
LMX2485 offers fine frequency resolution, low spurs, fast pro-
gramming speed, and a single word write to change the
frequency. This makes it ideal for direct digital modulation
applications, where the N counter is directly modulated with
information. The LMX2485 is available in a 24 lead
4.0 X 4.0 X 0.8 mm LLP package.
Applications
Functional Block Diagram
PLLatinum ™ is a trademark of National Semiconductor Corporation.
Cellular phones and base stations
CDMA, WCDMA, GSM/GPRS, TDMA, EDGE, PDC
Direct digital modulation applications
200877
Features
Quadruple Modulus Prescalers for Lower Divide Ratios
Advanced Delta Sigma Fractional Compensation
Features for Improved Lock Times and Programming
Wide Operating Range
Useful Features
Satellite and cable TV tuners
WLAN Standards
RF PLL: 8/9/12/13 or 16/17/20/21
IF PLL: 8/9 or 16/17
12 bit or 22 bit selectable fractional modulus
Up to 4th order programmable delta-sigma modulator
Fastlock / Cycle slip reduction
Integrated time-out counter
Single word write to change frequencies with Fastlock
LMX2485 RF PLL: 500 MHz to 3.0 GHz
LMX2485E RF PLL: 50 MHz to 3.0 GHz
Digital lock detect output
Hardware and software power-down control
On-chip crystal reference frequency doubler.
RF phase comparison frequency up to 50 MHz
2.5 to 3.6 volt operation with I
CC
20087701
= 5.0 mA at 3.0 V
February 27, 2008
www.national.com

Related parts for LMX24856211EVAL

LMX24856211EVAL Summary of contents

Page 1

... Applications ■ Cellular phones and base stations CDMA, WCDMA, GSM/GPRS, TDMA, EDGE, PDC ■ Direct digital modulation applications Functional Block Diagram PLLatinum ™ trademark of National Semiconductor Corporation. © 2008 National Semiconductor Corporation ■ Satellite and cable TV tuners ■ WLAN Standards Features Quadruple Modulus Prescalers for Lower Divide Ratios ■ ...

Page 2

Connection Diagram Pin Descriptions Pin # Pin Name I/O 0 GND - 1 CPoutRF O 2 GND - 3 VddRF1 - 4 FinRF I 5 FinRF DATA I 8 CLK I 9 VddRF2 - 10 ...

Page 3

Absolute Maximum Ratings Parameter Power Supply Voltage Voltage on any pin with GND = 0V Storage Temperature Range Lead Temperature (Solder 4 sec.) Recommended Operating Conditions Parameter Power Supply Voltage (Note 1) Operating Temperature Note 1: “Absolute Maximum Ratings” indicate ...

Page 4

Symbol Parameter RF Charge Pump Sink I SINK Current CPoutRF (Note 5) RF Charge Pump TRI- I TRI STATE Current CPoutRF Magnitude Magnitude Sink | I %MIS | CPoutRF vs. CP Source Mismatch Magnitude ...

Page 5

Symbol Parameter PHASE NOISE RF Synthesizer L RF Normalized Phase Noise F1Hz Contribution (Note 7) IF Synthesizer L IF Normalized Phase Noise F1Hz Contribution DIGITAL INTERFACE (DATA, CLK, LE, ENOSC, CE, Ftest/LD, FLoutRF) V High-Level Input Voltage IH V Low-Level ...

Page 6

Typical Performance Characteristics : Sensitivity www.national.com (Note 8) RF PLL Fin Sensitivity T = 25°C, RF_P = PLL Fin Sensitivity V = 3.0 V, RF_P = 20087745 20087746 ...

Page 7

IF PLL Fin Sensitivity T = 25°C, IF_P = PLL Fin Sensitivity V = 3.0 V, IF_P = 20087747 20087748 www.national.com ...

Page 8

OSCin Sensitivity T = 25°C, OSC_2X = 0 A OSCin Sensitivity V = 3.0 V, OSC_2X = 20087749 20087756 ...

Page 9

OSCin Sensitivity T = 25°C, OSC_2X = 1 A OSCin Sensitivity V = 3.0 V, OSC_2X = 20087773 20087774 www.national.com ...

Page 10

Typical Performance Characteristic : FinRF Input Impedance Frequency (MHz) 50 100 200 300 400 500 600 700 800 900 1000 1100 1200 1300 1400 1500 1600 1700 1800 1900 2000 2200 2400 2600 2800 3000 3200 3400 3600 3800 4000 ...

Page 11

Typical Performance Characteristic : FinIF Input Impedance Frequency (MHz 100 200 300 400 500 600 700 800 900 1000 FinIF Input Impedance Real (Ohms) 583 530 499 426 384 347 310 276 244 216 192 173 11 (Note ...

Page 12

Typical Performance Characteristic : OSCin Input Impedance Frequency (MHz) Real 5 1730 10 846 20 466 30 351 40 316 50 278 60 261 70 252 80 239 90 234 100 230 110 225 120 219 130 214 140 208 ...

Page 13

Typical Performance Characteristics : Currents (Note 8) Power Supply Current CE = High Power Supply Current CE = LOW 13 20087759 20087761 www.national.com ...

Page 14

RF PLL Charge Pump Current V = 3.0 Volts CC IF PLL Charge Pump Current V = 3.0 Volts CC 14 20087767 20087765 ...

Page 15

Note 8: Typical performance characteristics do not imply any sort of guarantee. Guaranteed specifications are in the electrical characteristics section. Charge Pump Leakage RF PLL V = 3.0 Volts CC Charge Pump Leakage IF PLL V = 3.0 Volts CC ...

Page 16

Bench Test Setups Charge Pump Current Measurement Procedure The above block diagram shows the test procedure for testing the RF and IF charge pumps. These tests include absolute current level, mismatch, and leakage measurement. In order to measure the charge ...

Page 17

Charge Pump Current Specification Definitions I1 = Charge Pump Sink Current at V CPout I2 = Charge Pump Sink Current at V CPout I3 = Charge Pump Sink Current at V CPout I4 = Charge Pump Source Current at V ...

Page 18

Frequency Input Pin DC Blocking Capacitor OSCin 1000 pF FinRF 100 pF// 1000 pF FinIF 100 pF OSCin 1000 pF Sensitivity Measurement Procedure Sensitivity is defined as the power level limits beyond which the output of the counter being tested ...

Page 19

Input Impedance Measurement Procedure The above block diagram shows the test setup used for mea- suring the input impedance for the LMX2485. The DC block- ing capacitor used between the input SMA connector and the pin being measured must be ...

Page 20

Functional Description 1.0 GENERAL The LMX2485 consists of integrated N counters, R counters, and charge pumps. The TCXO, VCO and loop filter are sup- plied external to the chip. The various blocks are described below. 1.1 TCXO, OSCILLATOR BUFFER, AND ...

Page 21

CE Pin RF_PD ATPU Bit Enabled + Write Counter Low X X High X Yes High 0 No High 1 No 1.7 DIGITAL LOCK DETECT OPERATION The RF PLL digital lock detect circuitry compares the differ- ence ...

Page 22

CYCLE SLIP REDUCTION AND FASTLOCK The LMX2485 offers both cycle slip reduction (CSR) and Fastlock with timeout counter support. This means that it re- quires no additional programming overhead to use them generally recommended that the charge ...

Page 23

In this case, the value for R2p is typi- cally about 80% of what it would be for a second order filter. Because the Fastlock disengagement glitch gets larger and it is harder to keep the loop filter ...

Page 24

Programming Description 2.0 GENERAL PROGRAMMING INFORMATION The 24-bit data registers are loaded through a MICROWIRE Interface. These data registers are used to program the R counter, the N counter, and the internal mode control latches. The data format of a ...

Page 25

Complete Register Map The complete register map shows all the functionality of all registers, including the last five GIS TE R DATA[19:0] ( Except for the RF_N Register, which is [22:0] ) ...

Page 26

Operation with the 8/9/12/13 Prescaler (RF_P=0) RF_N <25 25-26 27- ... . . 1023 1 1 >1023 Operation with the 16/17/20/21 Prescaler (RF_P=1) RF_N <49 49-50 51- ... . . 2039 1 1 2040-20 ...

Page 27

R1 REGISTER REGISTER RF_PD RF_P 2.2.1 RF_FD[11: PLL Fractional Denominator The function of these bits are ...

Page 28

R2 REGISTER REGISTER IF_PD 2.3.1 IF_N[18: Divider Value IF_N Counter Programming with the 8/9 Prescaler (IF_P=0) N Valu e ≤ values less than or equal to 23 are prohibited because ...

Page 29

R3 REGISTER REGISTER ACCESS[3:0] 2.4.1 IF_R[11: Divider Value For the IF R divider, the R value is determined by the IF_R[11:0] bits in the R3 register. The minimum value for ...

Page 30

Re gis ter This corresponds to the following bit settings. Register Bit ...

Page 31

R4 REGISTER This register controls the conditions for the RF PLL in Fastlock. REGISTER ATPU 2.5.1 MUX[3:0] Frequency Out & Lock Detect MUX ...

Page 32

RF_CPP -- RF PLL Charge Pump Polarity RF_CPP 0 1 2.5.4 IF_CPP -- IF PLL Charge Pump Polarity For a positive phase detector polarity, which is normally the case, set this bit to 1. Otherwise set this bit for ...

Page 33

DITH[1:0] -- Dithering Control Dithering is a technique used to spread out the spur energy. Enabling dithering can reduce the main fractional spurs, but can also give rise to a family of smaller spurs. Whether dithering helps or hurts ...

Page 34

R5 REGISTER REGISTER RF_FD[21:12] 2.6.1 Fractional Numerator Determination { RF_FN[21:12], RF_FN[11:0], ACCESS[ the case that the ACCESS[1] bit is 0, then the part operates in 12-bit fractional mode, and the RF_FN2[21:12] bits ...

Page 35

R6 REGISTER REGISTER CSR[1:0] RF_CPF[3:0] 2.7.1 RF_TOC -- RF Time Out Counter and Control for FLoutRF Pin The RF_TOC[13:0] word controls the operation of the RF Fastlock circuitry as well as the function of ...

Page 36

CSR[1: Cycle Slip Reduction CSR controls the operation of the Cycle Slip Reduction Circuit. This circuit can be used to reduce the occurrence of phase detector cycle slips. Note that the Fastlock charge pump current, steady state ...

Page 37

R7 REGISTER 2.8.1 DIV4 -- RF Digital Lock Detect Divide By 4 Because the digital lock detect function is based ...

Page 38

www.national.com 38 ...

Page 39

Physical Dimensions inches (millimeters) unless otherwise noted Order Number LMX2485SQ or LMX2485ESQ for 1000 Unit Reel Order Number LMX2485SQX or LMX2485ESQX for 4500 Unit Reel Plastic Quad LLP (SQ), Bottom View NS Package Number SQA24A 39 www.national.com ...

Page 40

... For more National Semiconductor product information and proven design tools, visit the following Web sites at: Products Amplifiers www.national.com/amplifiers Audio www.national.com/audio Clock Conditioners www.national.com/timing Data Converters www.national.com/adc Displays www.national.com/displays Ethernet www.national.com/ethernet Interface www.national.com/interface LVDS www.national.com/lvds Power Management www.national.com/power Switching Regulators www.national.com/switchers LDOs www ...

Related keywords