74HC4051D NXP Semiconductors, 74HC4051D Datasheet

no-image

74HC4051D

Manufacturer Part Number
74HC4051D
Description
Analog Multiplexer Single 8:1 16-Pin SO Bulk
Manufacturer
NXP Semiconductors
Type
Analog Multiplexerr
Datasheet

Specifications of 74HC4051D

Package
16SO
Maximum On Resistance
180@4.5V Ohm
Maximum Propagation Delay Bus To Bus
60@2V|12@4.5V|10@6V|8@±4.5V ns
Maximum Low Level Output Current
25 mA
Multiplexer Architecture
8:1
Maximum Turn-off Time
290@2V ns
Maximum Turn-on Time
345@2V ns
Power Supply Type
Single|Dual

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
74HC4051D
Manufacturer:
TI
Quantity:
5 195
Part Number:
74HC4051D
Manufacturer:
NXP
Quantity:
9 000
Part Number:
74HC4051D
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
74HC4051D
Manufacturer:
NXP
Quantity:
7 602
Part Number:
74HC4051D
Manufacturer:
PHI
Quantity:
4 291
Company:
Part Number:
74HC4051D
Quantity:
39 000
Company:
Part Number:
74HC4051D
Quantity:
100 000
Company:
Part Number:
74HC4051D
Quantity:
50 000
Part Number:
74HC4051D(BJ)
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
Part Number:
74HC4051D,653
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Part Number:
74HC4051D,653
Quantity:
2 495
Part Number:
74HC4051DB118
Manufacturer:
NXP Semiconductors
Quantity:
1 945
1. General description
2. Features and benefits
3. Applications
The 74HC4051; 74HCT4051 is a high-speed Si-gate CMOS device and is pin compatible
with Low-power Schottky TTL (LSTTL). The device is specified in compliance with JEDEC
standard no. 7A.
The 74HC4051; 74HCT4051 is an 8-channel analog multiplexer/demultiplexer with three
digital select inputs (S0 to S2), an active-LOW enable input (E), eight independent
inputs/outputs (Y0 to Y7) and a common input/output (Z). With E LOW, one of the eight
switches is selected (low impedance ON-state) by S0 to S2. With E HIGH, all switches are
in the high-impedance OFF-state, independent of S0 to S2.
V
The V
74HCT4051. The analog inputs/outputs (Y0 to Y7, and Z) can swing between V
positive limit and V
For operation as a digital multiplexer/demultiplexer, V
ground).
CC
74HC4051; 74HCT4051
8-channel analog multiplexer/demultiplexer
Rev. 4 — 17 January 2011
Wide analog input voltage range from 5 V to +5 V
Low ON resistance:
Logic level translation: to enable 5 V logic to communicate with 5 V analog signals
Typical ‘break before make’ built-in
ESD protection:
Multiple package options
Specified from 40 C to +85 C and 40 C to +125 C
Analog multiplexing and demultiplexing
Digital multiplexing and demultiplexing
Signal gating
and GND are the supply voltage pins for the digital control inputs (S0 to S2, and E).
CC
80  (typical) at V
70  (typical) at V
60  (typical) at V
HBM JESD22-A114F exceeds 2000 V
MM JESD22-A115-A exceeds 200 V
to GND ranges are 2.0 V to 10.0 V for 74HC4051 and 4.5 V to 5.5 V for
EE
as a negative limit. V
CC
CC
CC
 V
 V
 V
EE
EE
EE
= 4.5 V
= 6.0 V
= 9.0 V
CC
 V
EE
may not exceed 10.0 V.
EE
is connected to GND (typically
Product data sheet
CC
as a

Related parts for 74HC4051D

74HC4051D Summary of contents

Page 1

Rev. 4 — 17 January 2011 1. General description The 74HC4051; 74HCT4051 is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). The device is specified in compliance with JEDEC ...

Page 2

... Type number Package Temperature range Name 40 C to +125 C 74HC4051N 74HCT4051N 40 C to +125 C 74HC4051D 74HCT4051D 40 C to +125 C 74HC4051DB 74HCT4051DB 40 C to +125 C 74HC4051PW 74HCT4051PW 40 C to +125 C 74HC4051BQ 74HCT4051BQ 5. Functional diagram Fig 1. Functional diagram ...

Page 3

... NXP Semiconductors Fig 2. Logic symbol from logic Fig 4. Schematic diagram (one switch) 74HC_HCT4051 Product data sheet 001aad541 Fig 3. All information provided in this document is subject to legal disclaimers. Rev. 4 — 17 January 2011 74HC4051; 74HCT4051 8-channel analog multiplexer/demultiplexer MUX/DMUX 001aad542 IEC logic symbol 001aad544 ...

Page 4

... NXP Semiconductors 6. Pinning information 6.1 Pinning 74HC4051 74HCT4051 GND Fig 5. Pin configuration DIP16, SO16, and (T)SSOP16 6.2 Pin description Table 2. Pin description Symbol Pin GND 8 S0, S1, S2 11, 10, 9 Y0, Y1, Y2, Y3, Y4, Y5, Y6, Y7 13, 14, 15, 12 independent input or output 74HC_HCT4051 Product data sheet ...

Page 5

... NXP Semiconductors 7. Functional description 7.1 Function table [1] Table 3. Function table Input [ HIGH voltage level LOW voltage level don’t care. 8. Limiting values Table 4. Limiting values In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to V Symbol Parameter V supply voltage ...

Page 6

... NXP Semiconductors 9. Recommended operating conditions Table 5. Recommended operating conditions Symbol Parameter V supply voltage CC V input voltage I V switch voltage SW T ambient temperature amb t/V input transition rise and fall rate 10 V GND CC ( operating area Fig 7. Guaranteed operating area as a function of the ...

Page 7

... NXP Semiconductors 10. Static characteristics Table 6. R resistance per switch for 74HC4051 and 74HCT4051 for test circuit see the input voltage terminal, whichever is assigned as an input the output voltage terminal, whichever is assigned as an output. os  For 74HC4051: V GND  For 74HCT4051: V GND = 4.5 V and 5 ...

Page 8

... NXP Semiconductors Table 6. R resistance per switch for 74HC4051 and 74HCT4051 for test circuit see the input voltage terminal, whichever is assigned as an input the output voltage terminal, whichever is assigned as an output. os  For 74HC4051: V GND  For 74HCT4051: V GND = 4.5 V and 5 ...

Page 9

... NXP Semiconductors V sw from select Sn input Yn GND V is  -------- - Fig 9. Test circuit for measuring R Table 7. Static characteristics for 74HC4051 Voltages are referenced to GND (ground = 0 V the input voltage at pins whichever is assigned as an input the output voltage at pins Z or Yn, whichever is assigned as an output. ...

Page 10

... NXP Semiconductors Table 7. Static characteristics for 74HC4051 Voltages are referenced to GND (ground = 0 V the input voltage at pins whichever is assigned as an input the output voltage at pins Z or Yn, whichever is assigned as an output. os Symbol Parameter I supply current CC C input capacitance I C switch capacitance sw = 40 C to +85 C ...

Page 11

... NXP Semiconductors Table 7. Static characteristics for 74HC4051 Voltages are referenced to GND (ground = 0 V the input voltage at pins whichever is assigned as an input the output voltage at pins Z or Yn, whichever is assigned as an output. os Symbol Parameter I input leakage current I I OFF-state leakage S(OFF) current I ON-state leakage ...

Page 12

... NXP Semiconductors Table 8. Static characteristics for 74HCT4051 Voltages are referenced to GND (ground = 0 V the input voltage at pins whichever is assigned as an input the output voltage at pins Z or Yn, whichever is assigned as an output. os Symbol Parameter = 40 C to +85 C T amb V HIGH-level input IH voltage V LOW-level input ...

Page 13

... NXP Semiconductors and and Fig 11. Test circuit for measuring OFF-state current and V = open-circuit and V = open-circuit Fig 12. Test circuit for measuring ON-state current 11. Dynamic characteristics Table 9. Dynamic characteristics for 74HC4051 GND = ns pF; for test circuit see the input voltage terminal, whichever is assigned as an input. ...

Page 14

... NXP Semiconductors Table 9. Dynamic characteristics for 74HC4051 GND = ns pF; for test circuit see the input voltage terminal, whichever is assigned as an input the output voltage terminal, whichever is assigned as an output. os Symbol Parameter Conditions t turn-on time turn-off time off power dissipation per switch; V ...

Page 15

... NXP Semiconductors Table 9. Dynamic characteristics for 74HC4051 GND = ns pF; for test circuit see the input voltage terminal, whichever is assigned as an input the output voltage terminal, whichever is assigned as an output. os Symbol Parameter Conditions t turn-on time turn-off time off 40 C to +125 C ...

Page 16

... NXP Semiconductors Table 9. Dynamic characteristics for 74HC4051 GND = ns pF; for test circuit see the input voltage terminal, whichever is assigned as an input the output voltage terminal, whichever is assigned as an output. os Symbol Parameter Conditions t turn-off time off [ the same as t and PHL PLH ...

Page 17

... NXP Semiconductors Table 10. Dynamic characteristics for 74HCT4051 GND = ns pF; for test circuit see the input voltage terminal, whichever is assigned as an input the output voltage terminal, whichever is assigned as an output. os Symbol Parameter Conditions t turn-off time off power dissipation per switch capacitance = 40 C to +85 C ...

Page 18

... NXP Semiconductors Table 10. Dynamic characteristics for 74HCT4051 GND = ns pF; for test circuit see the input voltage terminal, whichever is assigned as an input the output voltage terminal, whichever is assigned as an output. os Symbol Parameter Conditions t turn-off time off [ the same as t and PHL PLH ...

Page 19

... NXP Semiconductors E, Sn inputs 0.5  V For 74HC4051 For 74HCT4051 1 Fig 14. Turn-on and turn-off times Definitions for test circuit; see R = termination resistance should be equal to the output impedance load capacitance including jig and probe capacitance load resistance Test selection switch. Fig 15. Test circuit for measuring AC performance ...

Page 20

... NXP Semiconductors Table 11. Test data Test Input PHL PLH [ PZH PHZ [ PZL PLZ [ ns; when measuring max [2] V values For 74HC4051 For 74HCT4051 12. Additional dynamic characteristics Table 12. Additional dynamic characteristics Recommended conditions and typical values; GND = the input voltage at pins nYn or nZ, whichever is assigned as an input. ...

Page 21

... NXP Semiconductors Fig 16. Test circuit for measuring sine-wave distortion V = 4.5 V; GND = Test circuit 0 iso (dB 100 10 b. Isolation (OFF-state function of frequency Fig 17. Test circuit for measuring isolation (OFF-state) 74HC_HCT4051 Product data sheet Yn/Z Z/ GND 0.1 F Yn/Z Z/ GND EE = 4  k All information provided in this document is subject to legal disclaimers. ...

Page 22

... NXP Semiconductors G Fig 18. Test circuit for measuring crosstalk between control input and any switch V = 4.5 V; GND = Test circuit (dB Typical frequency response Fig 19. Test circuit for frequency response 74HC_HCT4051 Product data sheet Sn GND Yn/Z Z/ GND EE = 4  k All information provided in this document is subject to legal disclaimers. ...

Page 23

... NXP Semiconductors 13. Package outline DIP16: plastic dual in-line package; 16 leads (300 mil pin 1 index 1 DIMENSIONS (inch dimensions are derived from the original mm dimensions UNIT max. min. max. mm 4.2 0.51 3.2 inches 0.17 0.02 0.13 Note 1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included. ...

Page 24

... NXP Semiconductors SO16: plastic small outline package; 16 leads; body width 3 pin 1 index 1 DIMENSIONS (inch dimensions are derived from the original mm dimensions) A UNIT max. 0.25 1.45 mm 1.75 0.25 0.10 1.25 0.010 0.057 inches 0.069 0.01 0.004 0.049 Note 1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included. ...

Page 25

... NXP Semiconductors SSOP16: plastic shrink small outline package; 16 leads; body width 5 pin 1 index 1 e DIMENSIONS (mm are the original dimensions) A UNIT max. 0.21 1. 0.25 0.05 1.65 Note 1. Plastic or metal protrusions of 0.25 mm maximum per side are not included. OUTLINE VERSION IEC SOT338-1 Fig 22. Package outline SOT338-1 (SSOP16) ...

Page 26

... NXP Semiconductors TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4 pin 1 index 1 DIMENSIONS (mm are the original dimensions) A UNIT max. 0.15 0.95 mm 1.1 0.25 0.05 0.80 Notes 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included. 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included. ...

Page 27

... NXP Semiconductors DHVQFN16: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals; body 2.5 x 3.5 x 0.85 mm terminal 1 index area terminal 1 index area DIMENSIONS (mm are the original dimensions) (1) A UNIT max. 0.05 0. 0.2 0.00 0.18 Note 1. Plastic or metal protrusions of 0.075 mm maximum per side are not included. ...

Page 28

... Release date 74HC_HCT4051 v.4 20110117 • Modifications: The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. • Legal texts have been adapted to the new company name where appropriate. • Figure 6 corrected (errata). 74HC_HCT4051 v.3 ...

Page 29

... In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or ...

Page 30

... NXP Semiconductors Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities. 17. Contact information For more information, please visit: For sales office addresses, please send an email to: 74HC_HCT4051 Product data sheet 74HC4051 ...

Page 31

... NXP Semiconductors 18. Contents 1 General description . . . . . . . . . . . . . . . . . . . . . . 1 2 Features and benefits . . . . . . . . . . . . . . . . . . . . 1 3 Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 4 Ordering information . . . . . . . . . . . . . . . . . . . . . 2 5 Functional diagram . . . . . . . . . . . . . . . . . . . . . . 2 6 Pinning information . . . . . . . . . . . . . . . . . . . . . . 4 6.1 Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 6.2 Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 4 7 Functional description . . . . . . . . . . . . . . . . . . . 5 7.1 Function table . . . . . . . . . . . . . . . . . . . . . . . . . . 5 8 Limiting values Recommended operating conditions Static characteristics Dynamic characteristics . . . . . . . . . . . . . . . . . 13 12 Additional dynamic characteristics ...

Related keywords