XC3S700AN-4FG484I Xilinx Inc, XC3S700AN-4FG484I Datasheet - Page 86

• Manufacturer Part Number: XC3S700AN-4FG484I
• Description: FPGA Spartan®-3AN Family 700K Gates 13248 Cells 667MHz 90nm Technology 1.2V 484-Pin FBGA
• Manufacturer: Xilinx Inc
• Series: Spartan™-3ANr

Specifications of XC3S700AN-4FG484I

• Package: 484FBGA
• Family Name: Spartan®-3AN
• Device Logic Units: 13248
• Device System Gates: 700000
• Maximum Internal Frequency: 667 MHz
• Typical Operating Supply Voltage: 1.2 V
• Maximum Number Of User I/os: 372
• Ram Bits: 368640
• Number Of Logic Elements/cells: 13248
• Number Of Labs/clbs: 1472
• Total Ram Bits: 368640
• Number Of I /o: 372
• Number Of Gates: 700000
• Voltage - Supply: 1.14 V ~ 1.26 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 484-BBGA
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant

User I/Os by Bank
Table 71
package. The AWAKE pin is counted as a dual-purpose I/O. The XC3S50AN FPGA in the FTG256 package has 51
unconnected balls, labeled with an N.C. type. These pins are also indicated in
Table 71: User I/Os Per Bank on XC3S50AN in the FTG256 Package
Table 72: User I/Os Per Bank on XC3S200AN and XC3S400AN in the FTG256 Package
DS557 (v4.1) April 1, 2011
Product Specification
Top
Right
Bottom
Left
Top
Right
Bottom
Left
Package
Package
Edge
Edge
Total
Total
and
Table 72
I/O Bank
I/O Bank
0
1
2
3
0
1
2
3
indicate how the available user-I/O pins are distributed between the four I/O banks on the FTG256
Maximum I/Os
Maximum I/Os
144
195
40
32
40
32
47
50
48
50
I/O
I/O
21
12
15
53
27
11
30
69
5
1
www.xilinx.com
INPUT
INPUT
20
21
7
5
2
6
6
6
2
7
All Possible I/O Pins by Type
All Possible I/O Pins by Type
Spartan-3AN FPGA Family: Pinout Descriptions
Figure
DUAL
DUAL
21
26
30
21
52
1
4
0
1
0
20.
VREF
VREF
15
21
3
3
6
3
5
5
6
5
CLK
CLK
30
32
8
8
6
8
8
8
8
8
86