PIC16F1937-E/MV Microchip Technology, PIC16F1937-E/MV Datasheet - Page 374

• Manufacturer Part Number: PIC16F1937-E/MV
• Description: 14KB Flash, 512B RAM, 256B EEPROM, LCD, 1.8-5.5V 40 UQFN 5x5x0.5mm TUBE
• Manufacturer: Microchip Technology
• Series: PIC® XLP™ 16Fr

Specifications of PIC16F1937-E/MV

• Processor Series: PIC16F
• Core: PIC
• Program Memory Type: Flash
• Program Memory Size: 14 KB
• Data Ram Size: 256 B
• Interface Type: MI2C, SPI, EUSART
• Number Of Timers: 5
• Operating Supply Voltage: 1.8 V to 5.5 V
• Maximum Operating Temperature: + 125 C
• Mounting Style: SMD/SMT
• Package / Case: UQFN-40
• Development Tools By Supplier: MPLAB IDE Software
• Minimum Operating Temperature: - 40 C
• Core Processor: PIC
• Core Size: 8-Bit
• Speed: 32MHz
• Connectivity: I²C, LIN, SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, LCD, POR, PWM, WDT
• Number Of I /o: 36
• Eeprom Size: 256 x 8
• Ram Size: 512 x 8
• Voltage - Supply (vcc/vdd): 1.8 V ~ 5.5 V
• Data Converters: A/D 14x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 125°C
• Lead Free Status / Rohs Status: Details

PIC16(L)F1934/6/7
MOVIW
Syntax:
Operands:
Operation:
Status Affected:
Description:
MOVLB
Syntax:
Operands:
Operation:
Status Affected:
Description:
DS41364E-page 374
Mode
Preincrement
Predecrement
Postincrement
Postdecrement
Move literal to BSR
[ label ] MOVLB k
0  k  15
k  BSR
None
The five-bit literal ‘k’ is loaded into the
Bank Select Register (BSR).
Move INDFn to W
[ label ] MOVIW ++FSRn
[ label ] MOVIW --FSRn
[ label ] MOVIW FSRn++
[ label ] MOVIW FSRn--
[ label ] MOVIW k[FSRn]
n  [0,1]
mm  [00,01, 10, 11]
-32  k  31
INDFn  W
Effective address is determined by
• FSR + 1 (preincrement)
• FSR - 1 (predecrement)
• FSR + k (relative offset)
After the Move, the FSR value will be
either:
• FSR + 1 (all increments)
• FSR - 1 (all decrements)
• Unchanged
This instruction is used to move data
between W and one of the indirect
registers (INDFn). Before/after this
move, the pointer (FSRn) is updated by
pre/post incrementing/decrementing it.
Note: The INDFn registers are not
physical registers. Any instruction that
accesses an INDFn register actually
accesses the register at the address
specified by the FSRn.
FSRn is limited to the range 0000h -
FFFFh. Incrementing/decrementing it
beyond these bounds will cause it to wrap
around.
--FSRn
Z
Syntax
++FSRn
FSRn++
FSRn--
mm
00
01
10
11
MOVLP
Syntax:
Operands:
Operation:
Status Affected:
Description:
MOVLW
Syntax:
Operands:
Operation:
Status Affected:
Description:
Words:
Cycles:
Example:
MOVWF
Syntax:
Operands:
Operation:
Status Affected:
Description:
Words:
Cycles:
Example:
Move literal to W
[ label ]
0  k  255
k  (W)
None
The eight-bit literal ‘k’ is loaded into W
register. The “don’t cares” will assem-
ble as ‘0’s.
1
1
After Instruction
 2008-2011 Microchip Technology Inc.
Move literal to PCLATH
[ label ] MOVLP k
0  k  127
k  PCLATH
None
The seven-bit literal ‘k’ is loaded into the
PCLATH register.
Move W to f
[ label ]
0  f  127
(W)  (f)
None
Move data from W register to register
‘f’.
1
1
Before Instruction
After Instruction
MOVLW
MOVWF
OPTION_REG = 0xFF
OPTION_REG = 0x4F
MOVLW k
W
MOVWF
0x5A
OPTION_REG
=
0x5A
W = 0x4F
W = 0x4F
f