MT47H128M16RT-25E:C Micron Technology Inc, MT47H128M16RT-25E:C Datasheet - Page 115

no-image

MT47H128M16RT-25E:C

Manufacturer Part Number
MT47H128M16RT-25E:C
Description
DRAM Chip DDR2 SDRAM 2G-Bit 128Mx16 1.8V 84-Pin FBGA Tray
Manufacturer
Micron Technology Inc
Type
DDR2 SDRAMr
Series
-r
Datasheet

Specifications of MT47H128M16RT-25E:C

Package
84FBGA
Density
2 Gb
Address Bus Width
17 Bit
Operating Supply Voltage
1.8 V
Maximum Clock Rate
800 MHz
Maximum Random Access Time
0.4 ns
Operating Temperature
0 to 70 °C
Format - Memory
RAM
Memory Type
DDR2 SDRAM
Memory Size
2G (128M x 16)
Speed
2.5ns
Interface
Parallel
Voltage - Supply
1.7 V ~ 1.9 V
Package / Case
84-TFBGA
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MT47H128M16RT-25E:C
Manufacturer:
TI
Quantity:
3 000
Part Number:
MT47H128M16RT-25E:C
Manufacturer:
MICRON44
Quantity:
50
Part Number:
MT47H128M16RT-25E:C
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
MT47H128M16RT-25E:C
Manufacturer:
MICRON
Quantity:
20 000
Part Number:
MT47H128M16RT-25E:C
0
Company:
Part Number:
MT47H128M16RT-25E:C
Quantity:
3 500
Part Number:
MT47H128M16RT-25E:C TR
Manufacturer:
MICRON
Quantity:
1 000
REFRESH
Figure 68: Refresh Mode
PDF: 09005aef824f87b6
2gbddr2.pdf – Rev. E 06/10 EN
DQS, DQS# 4
Command
Address
Bank
DM 4
DQ 4
CK#
CKE
A10
CK
NOP 1
T0
Notes:
One bank
All banks
Bank(s)
PRE
T1
The commercial temperature DDR2 SDRAM requires REFRESH cycles at an average in-
terval of 7.8125µs (MAX) and all rows in all banks must be refreshed at least once every
64ms. The refresh period begins when the REFRESH command is registered and ends
t
ceeds +85°C.
RFC (MIN) later. The average interval must be reduced to 3.9µs (MAX) when T
3
1. NOP commands are shown for ease of illustration; other valid commands may be possi-
2. The second REFRESH is not required and is only shown as an example of two back-to-
3. “Don’t Care” if A10 is HIGH at this point; A10 must be HIGH if more than one bank is
4. DM, DQ, and DQS signals are all “Don’t Care”/High-Z for operations shown.
t CK
ble at these times. CKE must be active during clock positive transitions.
back REFRESH commands.
active (must precharge all active banks).
NOP 1
T2
t CH
t RP
t CL
NOP 1
T3
115
REF
T4
t RFC (MIN)
NOP 1
Micron Technology, Inc. reserves the right to change products or specifications without notice.
Ta0
2Gb: x4, x8, x16 DDR2 SDRAM
REF 2
Ta1
Indicates a break in
time scale
NOP 1
Tb0
© 2006 Micron Technology, Inc. All rights reserved.
t RFC 2
NOP 1
Tb1
Don’t Care
REFRESH
C
ex-
Tb2
ACT
RA
RA
BA

Related parts for MT47H128M16RT-25E:C