FW82801EB Intel, FW82801EB Datasheet - Page 232

no-image

FW82801EB

Manufacturer Part Number
FW82801EB
Description
Manufacturer
Intel
Datasheet

Specifications of FW82801EB

Lead Free Status / RoHS Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
FW82801EB
Manufacturer:
INTEL
Quantity:
20 000
Part Number:
FW82801EB SL73Z
Manufacturer:
INTEL
Quantity:
238
Part Number:
FW82801EB(SL73Z)
Manufacturer:
INTEL
Quantity:
20 000
Functional Description
5.21.1.1
232
Table 103. Quick Protocol
Table 104. Send / Receive Byte Protocol without PEC
Command Protocols
In all of the following commands, the Host Status Register (offset 00h) is used to determine the
progress of the command. While the command is in operation, the HOST_BUSY bit is set. If the
command completes successfully, the INTR bit will be set in the Host Status Register. If the device
does not respond with an acknowledge, and the transaction times out, the DEV_ERR bit is set. If
software sets the KILL bit in the Host Control Register while the command is running, the
transaction will stop and the FAILED bit will be set.
Quick Command
When programmed for a Quick Command, the Transmit Slave Address Register is sent. The PEC
byte is never appended to the Quick Protocol. Software should force the PEC_EN bit to 0 when
performing the Quick Command. Software must force the I2C_EN bit to 0 when running this
command.The format of the protocol is shown in
Send Byte / Receive Byte
For the Send Byte command, the Transmit Slave Address and Device Command Registers are sent
For the Receive Byte command, the Transmit Slave Address Register is sent. The data received is
stored in the DATA0 register. Software must force the I2C_EN bit to 0 when running this
command.
The Receive Byte is similar to a Send Byte, the only difference is the direction of data transfer. The
format of the protocol is shown in
18:11
8:2
Bit
10
19
20
1
9
Bit
8:2
10
11
1
9
Start
Slave Address — 7 bits
Write
Acknowledge from slave
Command code — 8 bits
Acknowledge from slave
Stop
Send Byte Protocol
Start Condition
Slave Address — 7 bits
Read / Write Direction
Acknowledge from slave
Stop
Description
Description
Table
104. and
Intel
Table
Table
18:11
®
Bit
8:2
19
10
20
1
9
82801EB ICH5 / 82801ER ICH5R Datasheet
103.
105.
Start
Slave Address — 7 bits
Read
Acknowledge from slave
Data byte from slave
NOT Acknowledge
Stop
Receive Byte Protocol
Description

Related parts for FW82801EB