MT48LC16M4A2P-75 IT:G Micron Technology Inc, MT48LC16M4A2P-75 IT:G Datasheet - Page 27

• Manufacturer Part Number: MT48LC16M4A2P-75 IT:G
• Manufacturer: Micron Technology Inc
• Type: SDRAMr

Specifications of MT48LC16M4A2P-75 IT:G

• Organization: 16Mx4
• Density: 64Mb
• Address Bus: 14b
• Access Time (max): 6/5.4ns
• Maximum Clock Rate: 133MHz
• Operating Supply Voltage (typ): 3.3V
• Package Type: TSOP-II
• Operating Temp Range: -40C to 85C
• Operating Supply Voltage (max): 3.6V
• Operating Supply Voltage (min): 3V
• Supply Current: 140mA
• Pin Count: 54
• Mounting: Surface Mount
• Operating Temperature Classification: Industrial
• Lead Free Status / RoHS Status: Compliant

Figure 14:
Figure 15:
PDF: 09005aef80725c0b/Source: 09005aef806fc13c
64MSDRAM_2.fm - Rev. N 12/08 EN
READ-to-WRITE
READ-to-WRITE With Extra Clock Cycle
Note:
Note:
The DQM signal must be de-asserted prior to the WRITE command (DQM latency is
zero clocks for input buffers) to ensure that the written data is not masked. Figure 14
shows the case where the clock frequency allows for bus contention to be avoided
without adding a NOP cycle, and Figure 15 shows the case where the additional NOP is
needed.
COMMAND
COMMAND
ADDRESS
ADDRESS
CL = 3 is used for illustration. The READ command may be to any bank, and the WRITE
command may be to any bank. If a burst of one is used, then DQM is not required.
CL = 3 is used for illustration. The READ command may be to any bank, and the WRITE
command may be to any bank.
DQM
DQM
CLK
CLK
DQ
DQ
BANK,
COL n
T0
BANK,
T0
COL n
READ
READ
TRANSITIONING DATA
T1
T1
NOP
NOP
27
T2
T2
TRANSITIONING DATA
NOP
NOP
Micron Technology, Inc., reserves the right to change products or specifications without notice.
T3
T3
NOP
NOP
D
t HZ
OUT
t HZ
D
t CK
OUT
n
n
DON’T CARE
T4
BANK,
T4
COL b
WRITE
NOP
D
IN
b
t
DS
64Mb: x4, x8, x16 SDRAM
DON’T CARE
T5
BANK,
COL b
WRITE
D
IN
b
t
DS
©2000 Micron Technology, Inc. All rights reserved.
Commands