TEA5768HL/V2 STEricsson, TEA5768HL/V2 Datasheet - Page 30

no-image

TEA5768HL/V2

Manufacturer Part Number
TEA5768HL/V2
Description
Manufacturer
STEricsson
Datasheet

Specifications of TEA5768HL/V2

Lead Free Status / RoHS Status
Supplier Unconfirmed

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TEA5768HL/V2
Manufacturer:
PHI-PB
Quantity:
8
NXP Semiconductors
SAA7133HL_2
Product data sheet
6.7.1 TV sound stereo decoding
6.7 TV sound
The video port of the SAA7133HL supports the following 8 and 16-bit wide YUV video
signalling standards (see
The VIP standard is designed to transport scaled video and discontinuous data stream by
allowing the insertion of ‘logic 0’ as a marker for empty clock cycles. For the other video
port standards, a data valid flag or gated clock can be applied.
The SAA7133HL incorporates TV sound decoding from the Sound Intermediate
Frequency (SIF) signal. The analog SIF signal is taken from the tuner, digitized and
digitally FM or AM demodulated. If one of the supported TV sound standards is found
(BTSC, EIAJ, mono), the pilot tone is investigated (mono, stereo, dual) and the signal is
properly stereo or dual decoded.
The SAA7133HL supports the stereo audio standards BTSC (+SAP) and EIAJ and all
mono standards on-chip. dbx-TV noise reduction and de-emphasis filters are also
integrated.
The digital FM demodulation maintains stable phase accuracy, resulting into improved
channel separation, compared to traditional analog demodulation. TV sound decoding
operates at a 32 kHz sample rate, resulting in an audio bandwidth of up to 15 kHz.
The SAA7133HL incorporates baseband stereo audio ADCs, to capture sound signals
associated with external video sources, e.g. camera, camcorder or VCR.
For concurrent capture of audio and video signals, it is important to maintain
synchronization between the two streams. The spoken word and other sound should
match the displayed picture within a video frame (
SAA7133HL has special means to lock the audio sampling clock to the video Frame
Locked Clock (FLC), so that a programmable but constant number of audio samples is
associated with each video frame. This is especially important for video editing,
compression and recording, e.g. time shift viewing. There is no drift between the audio
and video streams, not even for longer recording times.
VMI: 8-bit wide data stream, clocked by LLC = 27 MHz, with discrete sync signals
HSYNC, VSYNC and VACTIVE
ITU-R BT.656, parallel: 8-bit wide data stream, clocked by LLC = 27 MHz,
synchronization coded in SAV and EAV codes
VIP 1.1 and 2.0: 8-bit or 16-bit wide data stream, clocked by LLC = 27 MHz,
synchronization coded in SAV and EAV codes (with VIP extensions)
Zoom Video (ZV): 16-bit wide pixel stream, clocked by LLC / 2 = 13.5 MHz, with
discrete sync signals HSYNC and VSYNC
ITU-R BT.601 direct (DMSD): 16-bit wide pixel stream, clocked by LLC = 27 MHz, with
discrete sync signals HSYNC, VSYNC/FID and CREF
Raw DTV/DVB sample stream: 9-bit wide data, clocked with a copy of
signal X_CLK_IN
Rev. 02 — 18 February 2008
Table
8):
PCI audio and video broadcast decoder
1
30
s respectively
SAA7133HL
1
25
© NXP B.V. 2008. All rights reserved.
s ‘lip-sync’). The
30 of 58

Related parts for TEA5768HL/V2