TS555CDT STMicroelectronics, TS555CDT Datasheet - Page 12

• Manufacturer Part Number: TS555CDT
• Description: IC TIMER CMOS SINGLE LP 8-SOIC
• Manufacturer: STMicroelectronics
• Type: 555 Type, Timer/Oscillator (Single)r

Specifications of TS555CDT

• Frequency: 2.7MHz
• Voltage - Supply: 2 V ~ 16 V
• Current - Supply: 65µA
• Operating Temperature: 0°C ~ 70°C
• Package / Case: 8-SOIC (3.9mm Width)
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Count: -
• Other names: 497-3043-2

Application information
4
4.1
12/20
Application information
Monostable operation
In monostable mode, the timer operates like a one-shot generator. The external capacitor is
initially held discharged by a transistor inside the timer, as shown in
Figure 4.
The circuit triggers on a negative-going input signal when the level reaches 1/3 V
triggered, the circuit remains in this state until the set time has elapsed, even if it is triggered
again during this interval. The duration of the output HIGH state is given by t = 1.1 R x C.
Since the charge rate and threshold level of the comparator are both directly proportional to
the supply voltage, the timing interval is independent of the supply. Applying a negative
pulse simultaneously to the Reset terminal (pin 4) and the Trigger terminal (pin 2) during the
timing cycle discharges the external capacitor and causes the cycle to start over. The timing
cycle then starts on the positive edge of the reset pulse. While the reset pulse is applied, the
output is driven to the LOW state.
When a negative trigger pulse is applied to pin 2, the flip-flop is set, releasing the short
circuit across the external capacitor and driving the output HIGH. The voltage across the
capacitor increases exponentially with the time constant τ = R x C.
When the voltage across the capacitor equals 2/3 V
which then discharges the capacitor rapidly and drives the output to its LOW state.
shows the actual waveforms generated in this mode of operation.
When Reset is not used, it should be tied high to avoid any false triggering.
Figure 5.
Application schematic
Timing diagram
Trigger
V
Out
CC
R = 9.1k , C = 0.01 F , R = 1.0k
t = 0.1 ms / div
OUTPUT VOLTAGE = 5.0V/div
CAPACITOR VOLTAGE = 2.0V/div
INPUT = 2.0V/div
2
Reset
3
Ω
4
TS555
1
μ
8
L
7
5
6
CC
, the comparator resets the flip-flop
Ω
Control Voltage
R
0.01 F
C
μ
Figure
4.
CC
Figure 5
. Once
TS555