M48T254V-10ZA1 STMicroelectronics, M48T254V-10ZA1 Datasheet
M48T254V-10ZA1
Specifications of M48T254V-10ZA1
Available stocks
Related parts for M48T254V-10ZA1
M48T254V-10ZA1 Summary of contents
Page 1
... OPERATION IN THE ABSENCE OF POWER SNAPHAT HOUSING (BATTERY/CRYSTAL) IS REPLACEABLE 100ns ACCESS (READ = WRITE) May 2003 Rev. 2.0 3.3V, 16 Mbit ( bit) TIMEKEEPER SRAM WITH PHANTOM CLOCK Figure 1. 168-ball PBGA Module V 2.97V Figure 2. SNAPHAT Crystal/Battery PFD M48T254V 168-ball PBGA Module (ZA) SNAPHAT (SH) Crystal/Battery 1/24 ® ...
Page 2
... SUMMARY DESCRIPTION . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 Figure 3. Logic Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 Table 1. Signal Names . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 Figure 4. PBGA Connections (Top View Figure 5. Hardware Hookup . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 Figure 6. M48T254V PBGA Module Solution (Side/Top MAXIMUM RATING Table 2. Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 DC AND AC PARAMETERS Table 3. DC and AC Measurement Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 Figure 7. AC Testing Load Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 Table 4 ...
Page 3
... The clock operates in one of two formats: – a 12-hour mode with an AM/PM indicator; or – a 24-hour mode and invokes write The M48T254V is a 168-ball PBGA module that in- tegrates the RTC, the battery, and SRAM in one package. Table 1. Signal Names A0 - A20 ...
Page 4
... M48T254V Figure 4. PBGA Connections (Top View GND Note: This diagram is TOP VIEW perspective (view through package). 4/24 M48T254V GND A17 28 27 A18 26 A19 25 24 A20 AI04216 ...
Page 5
... Figure 5. Hardware Hookup 3.3V M41T315V CEI CEO 3.3V M40Z300W V OUT OUT E 3.3V THS RST DQ0 3.3V M40Z300W V OUT CON E2 CON E E3 CON A19 A E4 CON B A20 THS RST M48T254V M68Z512W M68Z512W .1µ (Not Bonded) To Battery Monitor Circuitry M68Z512W M68Z512W .1µ AI04215 5/24 ...
Page 6
... M48T254V Figure 6. M48T254V PBGA Module Solution (Side/Top) MAXIMUM RATING Stressing the device above the rating listed in the “Absolute Maximum Ratings” table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicat the Operating sections of this specification is Table 2 ...
Page 7
... Outputs were deselected. ment Conditions listed in the relevant tables. De- signers should check that the operating conditions in their projects match the measurement condi- tions when using the quoted parameters. Parameter 1.75V AI04644 (1,2) Parameter M48T254V M41T254V 3 70°C 50pF 5ns 1.5V Min Max ...
Page 8
... All voltages are referenced to Ground. 3. For BL pin (Open Drain). 8/24 (1) Test Condition Min OUT – 0.2 CCI –0.3 2 10mA 2.0mA –1.0mA 2 70° 3.0 to 3.6V (except where noted M48T254V Unit Typ Max ±4 µA ±4 µ 0 0 0 2.97 V 2.5 V ...
Page 9
... WRITE cycles to avoid bus contention and (for CE (for OE are low (active), WE will disable the outputs for OE Output Data WRITE Time (t edge ( (min M48T254V ) before from its falling ODW WE DQ7-DQ0 Power X High-Z Standby V D Active Active IH OUT V High-Z Active IH X High-Z CMOS Standby X ...
Page 10
... M48T254V Figure 8. Memory READ Cycle ADDRESSES CE OE DQ0 - DQ7 Note high for a READ cycle. Figure 9. Memory WRITE Cycle, WRITE Enable Controlled ADDRESSES CE WE DQ0–DQ7 Note during a WRITE cycle, the output buffers remain in a high impedance state the CE low transition occurs simultaneously with or later than the WE low transition in WE Controlled WRITE, the output buffers remain in a high impedance state during this period ...
Page 11
... WRITE cycle, the output buffers remain in a high impedance state low or the WE low transition occurs prior to or simultaneously with the CE low transition, the output buffers remain in a high impedance state during this period. tWC tAW tWP tODW tCOE tDS DATA IN STABLE M48T254V tAH2 tOEW tDH2 AI05656 11/24 ...
Page 12
... These parameters are sampled with load are not 100% tested specified as the logical AND of CE and WE going high function of the latter occurring edge CE. WR 12/24 (1) Parameter = 0 to 70° 3.0 to 3.6V (except where noted measured from the latter going low to the earlier M48T254V Unit Min Max 100 ns 100 ns 100 ...
Page 13
... Parameter (min) V Fall Time PFD CC V Fall Time SO CC (max) V Rise Time PFD 70° 3.0 to 3.6V (except where noted defined as cumulative time in the absence ® tops.) M48T254V is absent or unstable tREC AI05657 Min Max Unit 40 120 ms 300 Years with the clock oscillator running. ...
Page 14
... M48T254V PHANTOM CLOCK OPERATION Communication with the Phantom Clock is estab- lished by pattern recognition of a serial bit-stream of 64 bits which must be matched by executing 64 consecutive WRITE cycles containing the proper data on DQ0. All accesses which occur prior to recognition of the 64-bit pattern are directed to memory. ...
Page 15
... BYTE 0 1 BYTE 1 0 BYTE BYTE 3 BYTE 4 1 BYTE 5 0 BYTE 6 1 BYTE 7 0 Note: The odds of this pattern being accidentally duplicated and sending aberrant entries to the RTC is less than sent to the clock LSB to MSB M48T254V Hex Value AI04262 19 . This pattern is 15/24 ...
Page 16
... M48T254V Clock Register Information Clock information is contained in eight registers of 8 bits, each of which is sequentially accessed one (1) bit at a time after the 64-bit pattern recognition sequence has been completed. When updating the clock registers, each must be handled in groups of 8 bits. Writing and reading individual bits within a register could produce erroneous results ...
Page 17
... Figure 13. Phantom Clock READ Cycle tCOE Q Figure 14. Phantom Clock WRITE Cycle tRC tCW tCO tOW tOE tOEE DATA OUTPUT VALID tWC tWP tCW tDS DATA INPUT STABLE M48T254V tRR tOD tODO AI04259 tWR tAH2 tDH2 tDH1 AI05658 17/24 ...
Page 18
... CC during subsequent periods of battery back-up mode, the batteries should be replaced. The SNAPHAT top should be replaced with valid V applied to the device. The M48T254V only monitors the batteries when a nominal V is applied to the device. Thus appli- CC cations which require extensive durations in the battery back-up mode should be powered-up peri- odically (at least once every few months) in order for this technique to be beneficial ...
Page 19
... Where “Z” is the symbol for BGA packages and “A” denotes 1.27mm ball pitch For a list of available options (e.g., Speed, Package) or for further information on any aspect of this device, please contact the ST Sales Office nearest to you. Table 11. SNAPHAT Battery Table Part Number M4T32-BR12SH Lithium Battery (120mAh) SNAPHAT M48T 254V Description M48T254V – Package SH 19/24 ...
Page 20
... M48T254V PACKAGE MECHANICAL INFORMATION Figure 15. PBGA-ZA – 168-ball Plastic Ball Grid Array Package Outline TOP VIEW FE PIN 1 CORNER Detail A 0.20 (4X) BOTTOM VIEW Note: Drawing is not to scale. 20/ 45˚ SIDE VIEW ( ddd C SIDE VIEW ( eee fff S C DETAIL A SOLDER BALL (Typ) PBGA-Z02 ...
Page 21
... Tolerance 0.15 0.30 0.15 M48T254V inches Typ Min 0.116 0.108 0.035 0.027 0.454 0.440 0.285 1.517 1.509 0.835 0.030 0.028 1.673 1.665 1.100 1.673 1.665 ...
Page 22
... M48T254V Figure 16. SH – 4-pin SNAPHAT Housing for 120mAh Battery & Crystal, Package Outline Note: Drawing is not to scale. Table 13. SH – 4-pin SNAPHAT Housing for 120mAh Battery & Crystal, Package Mechanical Data Symb Typ 22/ Min Max 10.54 8.00 8.51 7.24 8.00 ...
Page 23
... REVISION HISTORY Table 14. Document Revision History Date Rev. # September 2002 1.0 First Issue 31-Mar-03 1.1 Updated test condition (Table 8) 19-May-03 2.0 v2.2 template update; modify package dimensions (Table 12) Revision Details M48T254V 23/24 ...
Page 24
... M48T254V Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice ...