IC TOUCH SCREEN CTLR 12-WLP

MAX11800EWC+T

Manufacturer Part NumberMAX11800EWC+T
DescriptionIC TOUCH SCREEN CTLR 12-WLP
ManufacturerMaxim Integrated Products
TypeResistive
MAX11800EWC+T datasheet
 


Specifications of MAX11800EWC+T

Touch Panel Interface4-WireNumber Of Inputs/keys1 TSC
Resolution (bits)12 bData InterfaceSerial, SPI™
Data Rate/sampling Rate (sps, Bps)105kVoltage - Supply1.7 V ~ 3.6 V
Operating Temperature-40°C ~ 85°CMounting TypeSurface Mount
Package / Case12-WLPVoltage Supply SourceSingle Supply
Sampling Rate (per Second)105kResolution11 bits
Interface TypeI2C, SPISupply Voltage (max)3.6 V
Supply Voltage (min)1.7 VConversion Rate34.4 KSPs
Maximum Operating Temperature+ 85 CMinimum Operating Temperature- 40 C
Mounting StyleSMD/SMTLead Free Status / RoHS StatusLead free / RoHS Compliant
Other namesMAX11800EWC+T
MAX11800EWC+TTR
  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
Page 41
42
Page 42
43
Page 43
44
Page 44
45
Page 45
46
Page 46
47
Page 47
48
Page 48
49
Page 49
50
Page 50
51
52
53
54
55
56
57
58
59
Page 44/59

Download datasheet (989Kb)Embed
PrevNext
Low-Power, Ultra-Small Resistive Touch-Screen
Controllers with I
reading one byte from the MAX11801/MAX11803.
Figure 28 illustrates the frame format for reading multi-
ple bytes from the MAX11801/MAX11803.
As previously indicated, the MAX11801/MAX11803
read sequence does not limit how many bytes one can
read. Where allowed, the internal register counter
keeps incrementing as additional bytes are requested,
the first byte out is Reg(N), next byte out is Reg(N+1),
next byte out is Reg(N+2), and so on. The user needs
to track the incremented register address.
Acknowledge pulses from the master are not
required to autoincrement the internal register loca-
tion; the internal register location updates on each
byte. See the register map for details governing the
incrementing of register addresses.
Some registers autoincrement only up to a point (for
example, the X, Y, Z1, Z2, and AUX result registers).
This is to prevent inadvertent readback of unrelated or
reserved data locations. For example, if beginning at
the XMSB register, a user can cycle through the XLSB
register to the YMSB register and so forth up to the
AUXLSB register. The MAX11801/MAX11803 do not
autoincrement beyond the AUXLSB register; if bytes
continue to be given, the AUXLSB register readback is
repeated.
Some registers do not autoincrement (for example, the
FIFO register). This is intentional as it allows multiple
readbacks of the same location (in this case, allowing
the user to access multiple FIFO memory blocks with a
single read operation). Note that when reading back
FIFO registers, data management is handled in
2
blocks (not bytes); thus, if an I
C read operation sup-
plies at least one cycle for readback of the first byte of
a FIFO block, the entire block is marked as read
(regardless of whether the block or even byte read
back is run to completion).
Streamlined I
The MAX11801/MAX11803 support several streamlined
readback behaviors for several commands to signifi-
cantly improve data transfer efficiency.
WRITE ADDRESS
START
BYTE 3: DEVICE ADDRESS
SDA
1
0
0
1
0
A1 A0
SCL
ACKNOWLEDGE GENERATED BY MAX11801/MAX11803
A = ACKNOWLEDGE
2
Figure 29. I
C Streamlined Read Sequence
44
______________________________________________________________________________________
2
C/SPI Interface
The MAX11801/MAX11803 internal address pointer
autoincrements after each read data byte. This autoin-
crement feature allows all registers to be read sequen-
tially within one continuous frame. A STOP condition
can be issued after any number of read data bytes. If a
readback sequence is stopped, readback can later be
resumed from the current (autoincremented) register
location; it is not necessary to supply the initial register
address and register selection sequence. Users can
simply begin with a START followed by the device slave
address with R/W set high. Following the acknowledge,
data readback commences from the previous register
address (next register address after the first one is suc-
cessfully read). This sequence is designated as a
“streamlined sequence” and is shown in Figure 29.
Resumed Read Operation of the FIFO Register
If the user accesses the FIFO register (the FIFO does
not autoincrement) and reads several conversion
results and then stops, when returning for more FIFO
data it is only necessary to simply issue the streamlined
readback sequence to continue to gather results from
the FIFO. Thus, once the MAX11801 is placed in
autonomous conversion mode, the user needs only
issue the full readback sequence once for the initial
FIFO access. From this point on, streamlined read
access to the part resumes at the next available FIFO
location (unless an intervening command is issued to
modify the device’s register address pointer).
Resumed Read Operation of the Results Registers
Likewise, if a user is reading back result registers, the
user can begin with XMSB and autoincrement to XLSB,
and then stop. If the user resumes by simply issuing the
streamlined readback sequence, data readback com-
2
C Read Operations
mences from the YMSB location. This behavior remains
valid unless another direct conversion or configuration
command has been issued (see next).
READ DATA
READ DATA
BYTE 4: REG(N)[7:0] DATA
ADDITONAL
R
A
D
D
D
D
D
D
D
D
A
SEQUENTIAL READ
DATA BYTES
ACKNOWLEDGE GENERATED BY I
~A = NOT ACKNOWLEDGE
Resumed Read Operations
(MAX11801)
(MAX11801/MAX11803)
READ DATA (LAST BYTE)
STOP
D
D
D
D
D
D
D
D
~A
2
C MASTER