ATF2500C-20JC Atmel, ATF2500C-20JC Datasheet - Page 8

• Manufacturer Part Number: ATF2500C-20JC
• Description: IC CPLD EE 20NS 44PLCC
• Manufacturer: Atmel
• Series: ATF2500C(L)r

Specifications of ATF2500C-20JC

• Programmable Type: In System Programmable
• Delay Time Tpd(1) Max: 20.0ns
• Voltage Supply - Internal: 4.75 V ~ 5.25 V
• Number Of Macrocells: 24
• Number Of I /o: 24
• Operating Temperature: 0°C ~ 70°C
• Mounting Type: Surface Mount
• Package / Case: 44-PLCC
• Voltage: 5V
• Memory Type: EEPROM
• Package: 44PLCC
• Family Name: ATF2500C
• Device System Gates: 2500
• Maximum Propagation Delay Time: 20 ns
• Number Of User I/os: 24
• Typical Operating Supply Voltage: 5 V
• Maximum Operating Frequency: 50 MHz
• Number Of Product Terms Per Macro: 12
• Delay Time: 20 ns
• Number Of Programmable I/os: 23
• Operating Supply Voltage: 5 V
• Supply Current: 80 mA
• Maximum Operating Temperature: + 70 C
• Minimum Operating Temperature: 0 C
• Mounting Style: SMD/SMT
• Supply Voltage (max): 5.25 V
• Supply Voltage (min): 4.75 V
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Features: -
• Number Of Logic Elements/cells: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

9. Functional Logic Diagram Description
8
ATF2500C
Figure 8-2.
The ATF2500C functional logic diagram describes the interconnections between the input, feed-
back pins and logic cells. All interconnections are routed through the single global bus.
The ATF2500Cs are straightforward and uniform PLDs. The 24 macrocells are numbered 0
through 23. Each macrocell contains 17 AND gates. All AND gates have 172 inputs. The five
lower product terms provide AR1, CK1, CK2, AR2, and OE. These are: one asynchronous reset
and clock per flip-flop, and an output enable. The top 12 product terms are grouped into three
sum terms, which are used as shown in the macrocell diagrams.
Eight synchronous preset terms are distributed in a 2/4 pattern. The first four macrocells share
Preset 0, the next two share Preset 1, and so on, ending with the last two macrocells sharing
Preset 7.
The 14 dedicated inputs and their complements use the numbered positions in the global bus as
shown. Each macrocell provides six inputs to the global bus: (left to right) feedback F2
and false, flip-flop Q1 true and false, and the pin true and false. The positions occupied by these
signals in the global bus are the six numbers in the bus diagram next to each macrocell.
Note:
1. Either the flip-flop input (D/T2) or output (Q2) may be fed back in the ATF2500Cs.
I/O Diagram
INPUT
PROGRAMMABLE
OPTION
0777K–PLD–1/24/08
(1)
true