EPM570ZM100C7N Altera, EPM570ZM100C7N Datasheet - Page 15

• Manufacturer Part Number: EPM570ZM100C7N
• Description: IC MAX IIZ CPLD 570 LE 100-MBGA
• Manufacturer: Altera
• Series: MAX® IIr

Specifications of EPM570ZM100C7N

• Programmable Type: In System Programmable
• Delay Time Tpd(1) Max: 9.0ns
• Voltage Supply - Internal: 1.71 V ~ 1.89 V
• Number Of Logic Elements/blocks: 570
• Number Of Macrocells: 440
• Number Of I /o: 76
• Operating Temperature: 0°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 100-MBGA
• Voltage: 1.8V
• Memory Type: FLASH
• Number Of Logic Elements/cells: 570
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Features: -
• Other names: 544-2450

Chapter 2: MAX II Architecture
Logic Elements
Figure 2–6. MAX II LE
© October 2008 Altera Corporation
Reset (DEV_CLRn)
labpre/aload
labclkena1
labclkena2
Chip-Wide
labclk1
labclk2
labclr1
labclr2
data1
data2
data3
data4
addnsub
Each LE’s programmable register can be configured for D, T, JK, or SR operation. Each
register has data, true asynchronous load data, clock, clock enable, clear, and
asynchronous load/preset inputs. Global signals, general-purpose I/O pins, or any
LE can drive the register’s clock and clear control signals. Either general-purpose I/O
pins or LEs can drive the clock enable, preset, asynchronous load, and asynchronous
data. The asynchronous load data input comes from the data3 input of the LE. For
combinational functions, the LUT output bypasses the register and drives directly to
the LE outputs.
Each LE has three outputs that drive the local, row, and column routing resources. The
LUT or register output can drive these three outputs independently. Two LE outputs
drive column or row and DirectLink routing connections and one drives local
interconnect resources. This allows the LUT to drive one output while the register
drives another output. This register packing feature improves device utilization
because the device can use the register and the LUT for unrelated functions. Another
special packing mode allows the register output to feed back into the LUT of the same
LE so that the register is packed with its own fan-out LUT. This provides another
mechanism for improved fitting. The LE can also drive out registered and
unregistered versions of the LUT output.
Clock Enable
Asynchronous
Clear/Preset/
Load Logic
Clock and
LAB Carry-In
Select
Carry-In1
Carry-In0
Look-Up
Table
(LUT)
Chain
Carry
Register chain
routing from
previous LE
Carry-Out0
Carry-Out1
LAB Carry-Out
Synchronous
LAB-wide
Synchronous
Load
Clear Logic
Load and
Synchronous
LAB-wide
Clear
Register Bypass
Packed
Register Select
ADATA
D
ENA
PRN/ALD
CLRN
Register
Feedback
Q
Programmable
Register
MAX II Device Handbook
LUT chain
routing to next LE
Row, column,
and DirectLink
routing
Row, column,
and DirectLink
routing
Local routing
Register chain
output
2–7