IC MAX 7000 CPLD 64 44-TQFP

EPM7064STC44-10N

Manufacturer Part NumberEPM7064STC44-10N
DescriptionIC MAX 7000 CPLD 64 44-TQFP
ManufacturerAltera
SeriesMAX® 7000
EPM7064STC44-10N datasheet
 


Specifications of EPM7064STC44-10N

Programmable TypeIn System ProgrammableDelay Time Tpd(1) Max10.0ns
Voltage Supply - Internal4.75 V ~ 5.25 VNumber Of Logic Elements/blocks4
Number Of Macrocells64Number Of Gates1250
Number Of I /o36Operating Temperature0°C ~ 70°C
Mounting TypeSurface MountPackage / Case44-TQFP, 44-VQFP
Voltage5VMemory TypeEEPROM
Number Of Logic Elements/cells4Lead Free Status / RoHS StatusLead free / RoHS Compliant
Features-Other names544-2020
EPM7064STC44-10N
1
2
3
4
5
6
7
8
9
10
11
Page 11
12
Page 12
13
Page 13
14
Page 14
15
Page 15
16
Page 16
17
Page 17
18
Page 18
19
Page 19
20
Page 20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
Page 18/66

Download datasheet (2Mb)Embed
PrevNext
MAX 7000 Programmable Logic Device Family Data Sheet
Programming Times
The time required to implement each of the six programming stages can
be broken into the following two elements:
By combining the pulse and shift times for each of the programming
stages, the program or verify time can be derived as a function of the TCK
frequency, the number of devices, and specific target device(s). Because
different ISP-capable devices have a different number of EEPROM cells,
both the total fixed and total variable times are unique for a single device.
Programming a Single MAX 7000S Device
The time required to program a single MAX 7000S device in-system can
be calculated from the following formula:
t PROG
where: t
The ISP times for a stand-alone verification of a single MAX 7000S device
can be calculated from the following formula:
t
VER
where: t
18
A pulse time to erase, program, or read the EEPROM cells.
A shifting time based on the test clock (TCK) frequency and the
number of TCK cycles to shift instructions, address, and data into the
device.
Cycle
PTCK
=
t PPULSE
+
------------------------------- -
f
TCK
= Programming time
PROG
t
= Sum of the fixed times to erase, program, and
PPULSE
verify the EEPROM cells
Cycle
= Number of TCK cycles to program a device
PTCK
f
= TCK frequency
TCK
Cycle
VTCK
=
t
+
--------------------------------
VPULSE
f
TCK
= Verify time
VER
t
= Sum of the fixed times to verify the EEPROM cells
VPULSE
Cycle
= Number of TCK cycles to verify a device
VTCK
Altera Corporation