EP1S10F780C7 Altera, EP1S10F780C7 Datasheet - Page 76

IC STRATIX FPGA 10K LE 780-FBGA

EP1S10F780C7

Manufacturer Part Number
EP1S10F780C7
Description
IC STRATIX FPGA 10K LE 780-FBGA
Manufacturer
Altera
Series
Stratix®r
Datasheet

Specifications of EP1S10F780C7

Number Of Logic Elements/cells
10570
Number Of Labs/clbs
1057
Total Ram Bits
920448
Number Of I /o
426
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
780-FBGA
Family Name
Stratix
Number Of Logic Blocks/elements
10570
# I/os (max)
426
Frequency (max)
420.17MHz
Process Technology
0.13um (CMOS)
Operating Supply Voltage (typ)
1.5V
Logic Cells
10570
Ram Bits
920448
Operating Supply Voltage (min)
1.425V
Operating Supply Voltage (max)
1.575V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
780
Package Type
FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Not Compliant
Other names
544-1112

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP1S10F780C7
Manufacturer:
EUTECH
Quantity:
3 930
Part Number:
EP1S10F780C7
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1S10F780C7
Manufacturer:
ALTERA
0
Part Number:
EP1S10F780C7
Manufacturer:
ALTERA
Quantity:
50
Part Number:
EP1S10F780C7ES
Manufacturer:
ALTERA
Quantity:
44
Part Number:
EP1S10F780C7ES
Manufacturer:
ALTERA
Quantity:
89
Part Number:
EP1S10F780C7ES
Manufacturer:
ALTERA
0
Part Number:
EP1S10F780C7L
Manufacturer:
ALTERA
Quantity:
17
Part Number:
EP1S10F780C7L
Manufacturer:
ALTERA
0
Part Number:
EP1S10F780C7N
Manufacturer:
ALTERA
Quantity:
3 000
Part Number:
EP1S10F780C7N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1S10F780C7N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Digital Signal Processing Block
Figure 2–34. Adder/Output Blocks
Notes to
(1)
(2)
2–62
Stratix Device Handbook, Volume 1
accum_sload0 (2)
accum_sload1 (2)
Adder/output block shown in
blocks and two summation blocks.
These signals are either not registered, registered once, or registered twice to match the data path pipeline.
addnsub1 (2)
addnsub3 (2)
Figure
signa (2)
signb (2)
Result C
Result D
Result A
Result B
2–34:
Figure 2–34
Accumulator1
Accumulator2
Subtractor/
Subtractor/
Note (1)
Adder/
Adder/
is in 18
×
Summation
18-bit mode. In 9 × 9-bit mode, there are four adder/subtractor
Accumulator Feedback
Accumulator Feedback
Altera Corporation
overflow0
overflow1
Output Selection
Multiplexer
Output
Register Block
July 2005

Related parts for EP1S10F780C7