EP1S20F780C5 Altera, EP1S20F780C5 Datasheet - Page 88

IC STRATIX FPGA 20K LE 780-FBGA

EP1S20F780C5

Manufacturer Part Number
EP1S20F780C5
Description
IC STRATIX FPGA 20K LE 780-FBGA
Manufacturer
Altera
Series
Stratix®r
Datasheet

Specifications of EP1S20F780C5

Number Of Logic Elements/cells
18460
Number Of Labs/clbs
1846
Total Ram Bits
1669248
Number Of I /o
586
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
780-FBGA
Family Name
Stratix
Number Of Logic Blocks/elements
18460
# I/os (max)
586
Frequency (max)
500MHz
Process Technology
0.13um (CMOS)
Operating Supply Voltage (typ)
1.5V
Logic Cells
18460
Ram Bits
1669248
Operating Supply Voltage (min)
1.425V
Operating Supply Voltage (max)
1.575V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
780
Package Type
FC-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Not Compliant
Other names
544-1114

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP1S20F780C5
Manufacturer:
ALTERA
Quantity:
1 831
Part Number:
EP1S20F780C5
Manufacturer:
ALTERA
Quantity:
3 000
Part Number:
EP1S20F780C5
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1S20F780C5
Manufacturer:
ALTERA
0
Part Number:
EP1S20F780C5
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Company:
Part Number:
EP1S20F780C5
Quantity:
10
Part Number:
EP1S20F780C5N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1S20F780C5N
Manufacturer:
ALTERA
0
PLLs & Clock Networks
2–74
Stratix Device Handbook, Volume 1
There are 16 dedicated clock pins (CLK[15..0]) to drive either the global
or regional clock networks. Four clock pins drive each side of the device,
as shown in
the global and regional clock networks.
Global Clock Network
These clocks drive throughout the entire device, feeding all device
quadrants. The global clock networks can be used as clock sources for all
resources within the device—IOEs, LEs, DSP blocks, and all memory
blocks. These resources can also be used for control signals, such as clock
enables and synchronous or asynchronous clears fed from the external
pin. The global clock networks can also be driven by internal logic for
internally generated global clocks and asynchronous clears, clock
enables, or other control signals with large fanout.
16 dedicated CLK pins driving global clock networks.
Figure
2–42. Enhanced and fast PLL outputs can also drive
Figure 2–42
Altera Corporation
shows the
July 2005

Related parts for EP1S20F780C5