EP1SGX25DF672I6 Altera, EP1SGX25DF672I6 Datasheet - Page 11

IC STRATIX GX FPGA 25K 672-FBGA

EP1SGX25DF672I6

Manufacturer Part Number
EP1SGX25DF672I6
Description
IC STRATIX GX FPGA 25K 672-FBGA
Manufacturer
Altera
Series
Stratix® GXr
Datasheet

Specifications of EP1SGX25DF672I6

Number Of Logic Elements/cells
25660
Number Of Labs/clbs
2566
Total Ram Bits
1944576
Number Of I /o
455
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
672-FBGA
Family Name
Stratix GX
Number Of Logic Blocks/elements
25660
# I/os (max)
455
Frequency (max)
5GHz
Process Technology
SRAM
Operating Supply Voltage (typ)
1.5V
Logic Cells
25660
Ram Bits
1944576
Operating Supply Voltage (min)
1.425V
Operating Supply Voltage (max)
1.575V
Operating Temp Range
-40C to 100C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
672
Package Type
FC-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP1SGX25DF672I6
Manufacturer:
ALTERA30
Quantity:
50
Part Number:
EP1SGX25DF672I6
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1SGX25DF672I6
Manufacturer:
ALTERA
0
Part Number:
EP1SGX25DF672I6
Quantity:
20
Part Number:
EP1SGX25DF672I6N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1SGX25DF672I6N
Manufacturer:
ALTERA
0
Transceiver
Blocks
Altera Corporation
June 2006
SGX51002-1.1
Stratix
right side of the device, which contains up to 20 high-speed 3.1875-Gbps
serial transceiver channels. Each Stratix GX transceiver block contains
four full-duplex channels and supporting logic to transmit and receive
high-speed serial data streams. The transceiver block uses the channels to
deliver bidirectional point-to-point data transmissions with up to
3.1875 Gbps of data transition per channel.
There are up to 20 transceiver channels available on a single Stratix GX
device.
each Stratix GX device.
Figure 2–1
channels, supporting logic, and I/O buffers. Each transceiver channel
consists of a receiver and transmitter. The supporting logic contains a
transmitter PLL to generate a high-speed clock used by the four
transmitters. The receiver PLL within each transceiver channel generates
the receiver reference clocks. The supporting logic also contains state
machines to manage rate matching for XAUI and GIGE applications, in
addition to channel bonding for XAUI applications.
Table 2–1. Stratix GX Transceiver Channels
®
Table 2–1
GX devices incorporate dedicated embedded circuitry on the
shows the elements of the transceiver block, including the four
EP1SGX10C
EP1SGX10D
EP1SGX25C
EP1SGX25D
EP1SGX40D
EP1SGX40G
EP1SGX25F
Device
shows the number of transceiver channels available on
2. Stratix GX Transceivers
Number of Transceiver Channels
16
20
4
8
4
8
8
2–1

Related parts for EP1SGX25DF672I6