EP1SGX25DF672I6 Altera, EP1SGX25DF672I6 Datasheet - Page 48

IC STRATIX GX FPGA 25K 672-FBGA

EP1SGX25DF672I6

Manufacturer Part Number
EP1SGX25DF672I6
Description
IC STRATIX GX FPGA 25K 672-FBGA
Manufacturer
Altera
Series
Stratix® GXr
Datasheet

Specifications of EP1SGX25DF672I6

Number Of Logic Elements/cells
25660
Number Of Labs/clbs
2566
Total Ram Bits
1944576
Number Of I /o
455
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
672-FBGA
Family Name
Stratix GX
Number Of Logic Blocks/elements
25660
# I/os (max)
455
Frequency (max)
5GHz
Process Technology
SRAM
Operating Supply Voltage (typ)
1.5V
Logic Cells
25660
Ram Bits
1944576
Operating Supply Voltage (min)
1.425V
Operating Supply Voltage (max)
1.575V
Operating Temp Range
-40C to 100C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
672
Package Type
FC-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP1SGX25DF672I6
Manufacturer:
ALTERA30
Quantity:
50
Part Number:
EP1SGX25DF672I6
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1SGX25DF672I6
Manufacturer:
ALTERA
0
Part Number:
EP1SGX25DF672I6
Quantity:
20
Part Number:
EP1SGX25DF672I6N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1SGX25DF672I6N
Manufacturer:
ALTERA
0
Other Transceiver Features
2–38
Stratix GX Device Handbook, Volume 1
rxdigitalreset
rxanalogreset
txdigitalreset
pll_areset
pllenable
Table 2–11. Reset Signal Map to Stratix GX Blocks
Reset Signal
v
v
v
v
v
v
Power-down functions are static, in other words., they are implemented
upon device configuration and programmed, through the Quartus II
software, to static values. Resets can be static as well as dynamic inputs
coming from the logic array or pins.
Voltage Reference Capabilities
Stratix GX transceivers provide voltage reference and bias circuitry. To
set-up internal bias for controlling the transmitter output drivers’ voltage
swing—as well as to provide voltage/current biasing for other analog
circuitry—use the internal bandgap voltage reference at 0.7 V. To provide
bias for internal pull-up PMOS resistors for I/O termination at the serial
interface of receiver and transmitter channels (independent of power
supply drift, process changes, or temperature variation) an external
resistor, which is connected to the external low voltage power supply, is
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
Altera Corporation
v
v
v
v
v
v
June 2006
v
v
v
v
v
v

Related parts for EP1SGX25DF672I6