EP2S130F1508C4 Altera, EP2S130F1508C4 Datasheet - Page 45

IC STRATIX II FPGA 130K 1508-FBG

EP2S130F1508C4

Manufacturer Part Number
EP2S130F1508C4
Description
IC STRATIX II FPGA 130K 1508-FBG
Manufacturer
Altera
Series
Stratix® IIr
Datasheet

Specifications of EP2S130F1508C4

Number Of Logic Elements/cells
132540
Number Of Labs/clbs
6627
Total Ram Bits
6747840
Number Of I /o
1126
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1508-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Other names
544-1460

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP2S130F1508C4
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2S130F1508C4
Manufacturer:
ALTERA
0
Part Number:
EP2S130F1508C4
Manufacturer:
ALTERA
Quantity:
89
Part Number:
EP2S130F1508C4ES
Manufacturer:
ALTERA
0
Part Number:
EP2S130F1508C4ES
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP2S130F1508C4N
Manufacturer:
ALTERA
Quantity:
490
Part Number:
EP2S130F1508C4N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2S130F1508C4N
Manufacturer:
XILINX
0
Part Number:
EP2S130F1508C4N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Figure 2–25. M-RAM Block LAB Row Interface
Note to
(1)
Altera Corporation
May 2007
Only R24 and C16 interconnects cross the M-RAM block boundaries.
Figure
LABs in Row
M-RAM Boundary
2–25:
Row Unit Interface Allows LAB
Rows to Drive Port A Datain,
Dataout, Address and Control
Signals to and from M-RAM Block
LAB Interface
Blocks
L0
L1
L2
L3
L4
L5
Port A
Note (1)
M-RAM Block
Row Unit Interface Allows LAB
Rows to Drive Port B Datain,
Dataout, Address and Control
Signals to and from M-RAM Block
Stratix II Device Handbook, Volume 1
Port B
R0
R1
R2
R3
R4
R5
LABs in Row
M-RAM Boundary
Stratix II Architecture
2–37

Related parts for EP2S130F1508C4