EP2S130F1508C4 Altera, EP2S130F1508C4 Datasheet - Page 46

IC STRATIX II FPGA 130K 1508-FBG

EP2S130F1508C4

Manufacturer Part Number
EP2S130F1508C4
Description
IC STRATIX II FPGA 130K 1508-FBG
Manufacturer
Altera
Series
Stratix® IIr
Datasheet

Specifications of EP2S130F1508C4

Number Of Logic Elements/cells
132540
Number Of Labs/clbs
6627
Total Ram Bits
6747840
Number Of I /o
1126
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1508-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Other names
544-1460

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP2S130F1508C4
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2S130F1508C4
Manufacturer:
ALTERA
0
Part Number:
EP2S130F1508C4
Manufacturer:
ALTERA
Quantity:
89
Part Number:
EP2S130F1508C4ES
Manufacturer:
ALTERA
0
Part Number:
EP2S130F1508C4ES
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP2S130F1508C4N
Manufacturer:
ALTERA
Quantity:
490
Part Number:
EP2S130F1508C4N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2S130F1508C4N
Manufacturer:
XILINX
0
Part Number:
EP2S130F1508C4N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
TriMatrix Memory
Figure 2–26. M-RAM Row Unit Interface to Interconnect
2–38
Stratix II Device Handbook, Volume 1
Direct Link
Interconnects
LAB
Table 2–4
the address and control signal input connections to the row unit interfaces
(L0 to L5 and R0 to R5).
C4 Interconnect
shows the input and output data signal connections along with
M-RAM Block to
LAB Row Interface
Block Interconnect Region
16
Row Interface Block
R4 and R24 Interconnects
Up to 16
Up to 28
M-RAM Block
dataout_a[ ]
datain_a[ ]
addressa[ ]
addr_ena_a
renwe_a
byteena A [ ]
clocken_a
clock_a
aclr_a
Altera Corporation
May 2007

Related parts for EP2S130F1508C4