COM20020I3V-DZD SMSC, COM20020I3V-DZD Datasheet - Page 57

IC CTRLR LAN UNIV 2KX8 28-PLCC

COM20020I3V-DZD

Manufacturer Part Number
COM20020I3V-DZD
Description
IC CTRLR LAN UNIV 2KX8 28-PLCC
Manufacturer
SMSC
Series
ARCNETr
Datasheet

Specifications of COM20020I3V-DZD

Controller Type
ARCNET Controller
Interface
Differential
Voltage - Supply
4.5 V ~ 5.5 V
Current - Supply
20mA
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
28-PLCC
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
638-1002-5

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
COM20020I3V-DZD
Manufacturer:
Standard
Quantity:
269
Part Number:
COM20020I3V-DZD
Manufacturer:
TI
Quantity:
2 300
Part Number:
COM20020I3V-DZD
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
COM20020I3V-DZD
Manufacturer:
SMSC
Quantity:
20 000
Part Number:
COM20020I3V-DZD-TR
Manufacturer:
Microchip Technology
Quantity:
10 000
5Mbps ARCNET (ANSI 878.1) Controller with 2K x 8 On-Chip RAM
Datasheet
SMSC COM20020I Rev D
A0-A2
D0-D7
nCS
nWR
nRD
**
*
**
Note 1:
Note 2: Read cycle for Address Pointer Low/High Registers occurring after a read from
Note 3: Read cycle for Address Pointer Low/High Registers occurring after a write to
Figure 8.5 - Non-Multiplexed Bus, 80XX-Like Control Signals; Read Cycle
T
T
T
T
opr
t10
ARB
ARB
ARB
nCS may become active after control becomes active, but the access time (t6)
will now be 45nS measured from the leading edge of nCS.
t1
t2
t3
t4
t7
t8
t9
t5
t6
is the period of operation clock. It depends on CKUP1 and CKUP0 bits
is the Arbitration Clock Period
is identical to T
is twice T
The Microcontroller typically accesses the COM20020 on every other cycle.
Therefore, the cycle time specified in the microcontroller's datasheet
should be doubled when considering back-to-back COM20020 cycles.
Data Register requires a minimum of 5T
leading edge of the next nRD.
Data Register requires a minimum of 5T
leading edge of nRD.
nRD Low Width
nRD High Width
nWR
Address Setup to nRD Active
Address Hold from nRD Inactive
nCS Setup to nRD Active
nCS Hold from nRD Inactive
Cycle Time (nRD Low to Next Time Low)
nRD Low to Valid Data
nRD High to Data High Impedance
opr
if SLOW ARB = 1
to nRD Low
Note 3
opr
t1
t10
if SLOW ARB = 0
DATASHEET
CASE 1: RBUSTMG bit = 0
t3
Parameter
t6
Page 57
VALID
ARB
ARB
from the trailing edge of nRD to the
from the trailing edge of nWR to the
t8
VALID DATA
t5
4T
min
15
10
ARB
60
20
20
5**
0
0
*
max
40**
20
t7
t2
t4
Note 2
t9
units
nS
nS
nS
nS
nS
nS
nS
nS
nS
nS
Revision 12-05-06

Related parts for COM20020I3V-DZD