STDVE103ABTR STMicroelectronics, STDVE103ABTR Datasheet - Page 10

IC EQUALIZER TMDS/HDMI 64-TQFP

STDVE103ABTR

Manufacturer Part Number
STDVE103ABTR
Description
IC EQUALIZER TMDS/HDMI 64-TQFP
Manufacturer
STMicroelectronics
Datasheet

Specifications of STDVE103ABTR

Applications
TV
Interface
I²C
Voltage - Supply
3.3V, 5V
Package / Case
64-TQFP, 64-VQFP
Mounting Type
Surface Mount
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
497-8384-2

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STDVE103ABTR
Manufacturer:
TI
Quantity:
9 925
Part Number:
STDVE103ABTR
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
STDVE103ABTR
Manufacturer:
ST
Quantity:
20 000
Pin configuration
10/44
Table 2.
Pin number
17-18
20-21
23-24
26-27
32-33
38-39
41-42
44-45
47-48
16
19
22
25
28
29
30
31
34
35
36
37
40
43
46
49
50
51
Pin description (continued)
HPD_SINK
SDA_SINK
SCL_SINK
Pin name
B11, A11
B12, A12
B14, A14
B13, A13
Y3, Z3
Y2, Z2
Y1, Z1
SDA1
Y4, Z4
HPD1
HPD2
SDA2
S1,S2
SCL1
R
GND
GND
GND
V
V
V
V
V
NC
EXT
CC
DD
CC
CC
CC
Doc ID 14911 Rev 4
Input, TMDS Port 1 differential inputs for channel 1
Input, TMDS Port 1 differential inputs for channel 2
Input, TMDS Port 1 differential inputs for channel 3
Input, TMDS Port 1 differential inputs for channel 4
Output,
Output,
Analog
Output,
Output,
Output
Output
TMDS
TMDS
TMDS
TMDS
Power
Power
Power
Power
Power
Power
Power
Power
Type
Input
Input
I/O
I/O
I/O
I/O
I/O
Port 1 hot plug detector output.
Port 2 hot plug detector output
Connect to GND through a 4.7 K ± 1% precision
reference resistor. Sets the output current to
generate the output voltage compliant with TMDS
Channel 4 differential outputs
Supply voltage (3.3 V ± 5%)
Channel 3 differential outputs
Ground
Channel 2 differential outputs
Supply voltage (3.3 V ± 5%)
Channel 1 differential outputs
Ground
Sink side DDC bus clock line
Sink side DDC bus data line
Sink side hot plug detector input
High: 5 V power signal asserted from source to
sink and EDID is ready
Low: No 5 V power signal is asserted from source
to sink or EDID is not ready
Source select inputs
No connect
Port 1 DDC bus data line
Port 1 DDC bus clock line
Supply voltage (3.3 V ± 5%)
Ground
Supply voltage (3.3 V ± 5%)
Supply voltage (5.0 V ± 10%) for DDC, HPD and
source selector pins
Port 2 DDC bus data line
Function
STDVE103A

Related parts for STDVE103ABTR