TSI148-133CL IDT, Integrated Device Technology Inc, TSI148-133CL Datasheet - Page 138

no-image

TSI148-133CL

Manufacturer Part Number
TSI148-133CL
Description
IC PCI-VME BRIDGE 456PBGA
Manufacturer
IDT, Integrated Device Technology Inc
Series
Tsi148&Trade;r
Datasheets

Specifications of TSI148-133CL

Applications
PCI-to-VME Bridge
Interface
PCI
Voltage - Supply
3.3V
Package / Case
456-PBGA
Mounting Type
Surface Mount
Package Type
BGA
Rad Hardened
No
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
800-1906

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TSI148-133CL
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
TSI148-133CLY
Manufacturer:
TUNDRA
Quantity:
355
7. JTAG Module > Overview of JTAG
7.1
7.2
138
Overview of JTAG
Tsi148 has a dedicated user-accessible JTAG (Joint Test Action Group) module that is fully
compatible with the IEEE 1149.1 Standard Test Access Port and Boundary-Scan Architecture.
The JTAG logic includes a Test Access Port (TAP) consisting of five dedicated signals (TCK,
TRST_, TMS, TDI, TDO), a TAP controller, instruction register, bypass register, other test
data registers (for example, device identity register, etc.), and boundary-scan register (see
Figure
Figure 32: JTAG Functional Diagram
Instructions
Tsi148’s IEEE 1149.1 implementation includes the following instructions:
EXTEST: This instruction drives the data loaded into the boundary scan register through
the output pin to drive another chip with the value loaded in the boundary scan cell by the
SAMPLE/PRELOAD instruction. At the same time, this instruction also captures the
data at the inputs. This process is useful for board interconnect testing.
32).
Test Data
Registers
Other
Multiplexer
Boundary Scan Cell
Register
Bypass
Instruction
Register
Multiplexer
Boundary Scan Path
Controller
Tsi148 PCI/X-to-VME Bus Bridge User Manual
TAP
TRST_
TMS
TCK
TDO
TDI
Test Access
Port (TAP)
80A3020_MA001_13

Related parts for TSI148-133CL