TDA8929T NXP Semiconductors, TDA8929T Datasheet

TDA8929T

Manufacturer Part Number
TDA8929T
Description
Manufacturer
NXP Semiconductors
Datasheet

Specifications of TDA8929T

Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TDA8929T
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
TDA8929T/N1
Manufacturer:
NXP
Quantity:
45 983
Part Number:
TDA8929T/N1
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Part Number:
TDA8929TN1
Manufacturer:
STM
Quantity:
6 672
Preliminary specification
File under Integrated Circuits, IC01
DATA SHEET
TDA8929T
Controller class-D audio amplifier
INTEGRATED CIRCUITS
2001 Dec 11

Related parts for TDA8929T

TDA8929T Summary of contents

Page 1

... DATA SHEET TDA8929T Controller class-D audio amplifier Preliminary specification File under Integrated Circuits, IC01 INTEGRATED CIRCUITS 2001 Dec 11 ...

Page 2

... Curves measured in reference design 16 PACKAGE OUTLINE 17 SOLDERING 17.1 Introduction to soldering surface mount packages 17.2 Reflow soldering 17.3 Wave soldering 17.4 Manual soldering 17.5 Suitability of surface mount IC packages for wave and reflow soldering methods 18 DATA SHEET STATUS 19 DEFINITIONS 20 DISCLAIMERS 2 Preliminary specification TDA8929T ...

Page 3

... NAME TDA8929T SO24 2001 Dec 11 3 GENERAL DESCRIPTION The TDA8929T is the controller of a two-chip set for a high efficiency class-D audio power amplifier system. The system is divided into two chips: TDA8929T; the analog controller chip in a SO24 package TDA8926J/ST/TH or TDA8927J/ST/TH; a digital power stage in a DBS17P, RDBS17P or HSOP24 power package ...

Page 4

... DC output offset voltage OO Mono bridge-tied load configuration G closed-loop voltage gain v(cl) Z input impedance i V noise output voltage n(o) SVRR supply voltage ripple rejection V DC output offset voltage OO Note 2001 Dec 11 PARAMETER 4 Preliminary specification TDA8929T MIN. TYP. MAX. UNIT 220 400 ...

Page 5

... Dec 11 V DD1 WINDOW COMPARATOR V/I mute SGND SGND OSCILLATOR mute MANAGER MODE SGND SGND mute V/I WINDOW COMPARATOR DD2 V SSD Fig.1 Block diagram. 5 Preliminary specification TDA8929T 20 PWM1 21 EN1 24 SW1 23 REL1 19 STAB STABILIZER 15 DIAGTMP 22 DIAGCUR TDA8929T 16 EN2 13 SW2 14 REL2 17 PWM2 MGW148 ...

Page 6

... V SS1 1 SGND1 2 V DD1 3 IN1 4 IN1 5 MODE 6 TDA8929T OSC 7 IN2 8 IN2 9 V DD2 10 SGND2 11 V SS2(sub) 12 Fig.2 Pin configuration. 6 Preliminary specification TDA8929T 24 SW1 23 REL1 DIAGCUR 22 21 EN1 PWM1 20 19 STAB V SSD 18 17 PWM2 EN2 16 15 DIAGTMP REL2 14 SW2 13 MGW149 ...

Page 7

... The pinning of the TDA8929T and the power stage devices are designed to have very short and straight connections between the packages. For optimum performance the interconnections between the packages must be as short as possible ...

Page 8

... V MODE MODE SGND SGND2 11 mute IN2 8 PWM INPUT V i(2) STAGE MODULATOR IN2 SS2(sub) V DD2 V SSA V DDA Fig.4 Typical application schematic of the class-D system using TDA8929T and the TDA8926J. TDA8926J PWM1 23 REL1 REL1 2 DRIVER HIGH CONTROL 24 SW1 SW1 1 AND 4 21 EN1 EN1 ...

Page 9

... V at the diagnostic input of the controller. Because the diagnostic output of the power stage is an open-drain output, diagnostic lines can be connected together (wired-OR). It should be noted that the TDA8929T itself has no temperature protection. 2001 Dec 11 8.3.2 This input is intended to protect against short-circuits across the loudspeaker load ...

Page 10

... This has advantages for the current handling of the power supply at low signal frequencies. TDA8929T REL1 SW1 EN1 POWER EN2 STAGE SW2 REL2 CONTROLLER Fig.5 Mono BTL application. 10 Preliminary specification TDA8929T OUT1 SGND OUT2 MGW185 ...

Page 11

... V all pins with respect to V all pins with respect to GND (class B) all pins with respect to each other (class B) = 1500 and C = 100 pF. s PARAMETER 11 Preliminary specification TDA8929T MIN. MAX 5.5 55 +150 40 +85 150 (class A) 500 ...

Page 12

... V V 1.6 SS STAB referenced errors; note 3 note errors; note 3 4 note Preliminary specification TDA8929T TYP. MAX. UNIT 100 A 150 5.5 V 1000 A 1.6 2.0 V 1.0 V 600 mV 3.8 4.0 V 3.2 V ...

Page 13

... Hz; note 3 i standby 100 Hz; note kHz s on kHz s mute; note mute (RMS) i i(max (RMS note kHz kHz i 13 Preliminary specification TDA8929T MIN. TYP. MAX 1.6 V 0.7 STAB STAB 0 0 STAB 0 2 MIN. TYP. 0.01 0 220 230 220 70 75 ...

Page 14

... V (RMS) i i(max (RMS measured in Fig.10; unless otherwise specified measured in reference design in Fig.12; unless otherwise specified th1 V th1 V th2 V MODE(hys1) V MODE(hys2) Fig.6 Mode pin selection. 14 Preliminary specification TDA8929T MIN. TYP. MAX 280 500 300 280 500 75 V th2 V MODE MGW334 UNIT ...

Page 15

... After a second delay of 110 ms the audio signal is available. 2001 Dec 11 mute standby 110 ms 110 ms Fig.7 Mode pin timing from standby to on via mute. on standby 110 ms 110 ms Fig.8 Mode pin timing from standby to on. 15 Preliminary specification TDA8929T audio switching on MGW152 audio switching MGW151 ...

Page 16

... The TDA8926 and TDA8927 power stages have a minimum pulse width 220 ns (typical). Using the TDA8929T controller, the effective minimum pulse is reduced by a factor of W(min) two during clipping. For the calculation of the maximum output power at clipping the effective minimum pulse width during clipping is 0 ...

Page 17

... SW2) of the controller. and The enable outputs (EN1 and EN2) for waking-up the power stage are not used here, only the output level and timing are measured BST82 74LV14 10 k Fig.9 Level shifter. 17 Preliminary specification PWM PHC2300 MGW154 TDA8929T ...

Page 18

... PWM1 20 WINDOW EN1 COMPARATOR 21 V LEVEL SHIFTER 24 SW1 0 / REL1 V SGND 100 nF 19 STAB STABILIZER DIAGTMP MANAGER 22 DIAGCUR SGND TDA8929T 16 EN2 V LEVEL SHIFTER 13 SW2 REL2 WINDOW COMPARATOR 17 PWM2 18 V SSD V SS Fig.10 Test diagram audio left 30 kHz audio LOW-PASS PWM analyzer V ...

Page 19

... Figure 11 shows an external clock oscillator circuit. 15.5 The reference design for a two-chip class-D audio amplifier for TDA8926J or TDA8927J and TDA8929T is shown in Fig.12. The Printed-Circuit Board (PCB) layout is shown in Fig.13. The bill of materials is given in Table 1. The reference design for a two-chip class-D audio amplifier for TDA8926TH or TDA8927TH and TDA8929T is shown in Fig ...

Page 20

... BTL: remove R6, R7, C23, C26 and C27 and close J5 and J6. C22 and C23 influence the low-pass frequency response and should be tuned with the real load (loudspeaker). Inputs floating or inputs referenced to QGND (close J1 and J4) or referenced to V Fig.12 Two-chip class-D audio amplifier application diagram for TDA8926J or TDA8927J and TDA8929T. V DDD V SSA ...

Page 21

... C28 Out1 Out2 C29 C21 C19 GND C20 C18 C30 C31 QGND Silk screen bottom, top view Fig.13 Printed-circuit board layout for TDA8926J or TDA8927J and TDA8929T. D1 C24 C40 C25 C26 C41 C27 03-2001 ON S1 MUTE OFF C44 C38 C36 C22 J5 C23 ...

Page 22

... R9 and R10 are only necessary in BTL applications with asymmetrical supply. BTL: remove R6, R7, C4, C7 and C8 and close J5 and J6. Demodulation coils L2 and L4 should be matched in BTL. Inputs floating or inputs referenced to QGND (close J1 and J4) or referenced to V Fig.14 Two-chip class-D audio amplifier application diagram for TDA8926TH or TDA8927TH and TDA8929T. V DDD V SSD C24 ...

Page 23

... C24 L7 R11 C10 C9 R17 C39 C38 R16 R9 R10 C43 C42 C41 C40 C16 C17 J3 J4 QGND Silk screen bottom, top view Fig.15 Printed-circuit board layout for TDA8926TH or TDA8927TH and TDA8929T. C22 D1 C23 OFF In1 C11 C20 C18 C4 C12 C19 C21 J6 R3 ...

Page 24

... Philips Semiconductors Controller class-D audio amplifier 15.6 Reference design bill of material Table 1 Two-chip class-D audio amplifier PCB (Version 2.1; 03-2001) for TDA8926J or TDA8927J and TDA8929T (see Figs 12 and 13) COMPONENT DESCRIPTION In1 and In2 Cinch input connectors Out1, Out2 supply/output connectors ...

Page 25

... Fig.16 THD + function of output power. 2001 Dec 11 VALUE 5.6 ; >0. 9.1 k 200 k MLD627 handbook, halfpage THD N (%) (1) (2) ( (W) 2 (1) P (2) P Fig.17 THD + function of input frequency. 25 Preliminary specification COMMENTS 4 SMD1206 SMD1206 4 SMD1206 2 SMD1206 SMD1206 SMD1206 SMD1206 SMD1206 SMD1206 ( ( SE TDA8929T MLD628 (Hz) ...

Page 26

... Fig.20 THD + function of output power. 2001 Dec 11 MLD629 handbook, halfpage THD N (%) (1) (2) ( (W) 2 (1) P (2) P Fig.19 THD + function of input frequency. MLD631 handbook, halfpage THD N (%) (1) (2) ( (W) 1 (1) P (2) P Fig.21 THD + function of input frequency. 26 Preliminary specification ( ( BTL TDA8929T MLD630 (Hz) MLD632 (Hz) ...

Page 27

... P o (W) (2) (3) ( (V) THD + N = 10%; f (1) 1 (2) 1 (3) 2 (4) 2 Fig.25 Output power as a function of supply 27 Preliminary specification 100 (3) (1) ( kHz SE. 8 BTL. 8 SE. 200 (2) 160 120 (1) ( kHz BTL. 8 BTL. 4 SE. 8 SE. voltage. TDA8929T MLD610 120 150 P o (W) MLD612 (V) ...

Page 28

... Dec 11 MLD613 0 handbook, halfpage cs (dB 100 ( Fig.27 Channel separation as a function of input MLD615 45 handbook, halfpage G (dB (1) 30 ( (Hz (1) 1 (2) 2 (3) 2 Fig.29 Gain as a function of input frequency. 28 Preliminary specification TDA8929T ( frequency. (1) (2) ( 100 mV BTL. 8 SE. 4 SE. MLD614 (Hz) MLD616 (Hz) ...

Page 29

... Fig.31 SVRR as a function of V MLD619 380 handbook, halfpage f clk (kHz) 372 364 356 348 340 open. L Fig.33 Clock frequency as a function of supply 29 Preliminary specification TDA8929T (1) (2) ( ripple (V) with respect to GND: ripple = 1 kHz. = 100 Hz Hz. ripple voltage. MLD618 5 (p-p) ...

Page 30

... Fig.37 Output power as a function of clock 30 Preliminary specification 5 SVRR (%) 1500 F per supply line into into 1 8 SE. o Fig.35 SVRR as a function of input frequency ( 100 200 300 400 = kHz; THD + frequency. TDA8929T MLD622 (Hz) MLD624 500 600 f clk (kHz) ...

Page 31

... Fig.38 Quiescent current as a function of clock frequency. 2001 Dec 11 MLD625 1000 handbook, halfpage V r(PWM) (mV) 800 600 400 200 0 500 600 100 f clk (kHz Fig.39 PWM residual voltage as a function of clock 31 Preliminary specification TDA8929T 200 300 400 500 f clk (kHz frequency. MLD626 600 ...

Page 32

... REFERENCES JEDEC EIAJ MS-013 32 Preliminary specification detail 1.1 1.1 1.4 0.25 0.25 0.4 1.0 0.043 0.043 0.055 0.01 0.01 0.016 0.039 EUROPEAN PROJECTION TDA8929T SOT137 ( 0.9 0.1 0 0.035 0.004 0.016 ISSUE DATE 97-05-22 99-12-27 ...

Page 33

... Use a low voltage ( less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds 300 C. When using a dedicated tool, all other leads can be soldered in one operation within seconds between 270 and 320 C. 33 Preliminary specification TDA8929T ...

Page 34

... Wave soldering is only suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm. 2001 Dec 11 SOLDERING METHOD WAVE not suitable (2) not suitable suitable (3)(4) not recommended (5) not recommended 34 Preliminary specification TDA8929T (1) REFLOW suitable suitable suitable suitable suitable ...

Page 35

... Preliminary specification TDA8929T DEFINITIONS These products are not Philips Semiconductors ...

Page 36

Philips Semiconductors – a worldwide company Contact information For additional information please visit http://www.semiconductors.philips.com. For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com. © Koninklijke Philips Electronics N.V. 2001 All rights are reserved. Reproduction in whole or in part is prohibited ...

Related keywords