CYNSE70128-83BGC Cypress Semiconductor Corp, CYNSE70128-83BGC Datasheet - Page 126

no-image

CYNSE70128-83BGC

Manufacturer Part Number
CYNSE70128-83BGC
Description
Manufacturer
Cypress Semiconductor Corp
Datasheet

Specifications of CYNSE70128-83BGC

Operating Supply Voltage (min)
1.425V
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Package Type
BGA
Mounting
Surface Mount
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CYNSE70128-83BGC
Manufacturer:
CY
Quantity:
1
Table 16-2. Operating Conditions for CYNSE70128
17.0
Table 17-1 and Table 17-2 show the AC timing parameters for the CYNSE70128 device; Table 17-3 shows the same parameters
but for 2.5V.
Table 17-1. AC Timing Parameters with CLK2X
Document #: 38-02040 Rev. *F
Parameter
Row Parameter
Notes:
17. Maximum allowable applies to overshoot only (V
18. Minimum allowable applies to undershoot only.
19. Values are based on 50% signal levels.
20. Based on an AC load of CL = 30 pF (see Figure 17-1, Figure 17-2, and Figure 17-3).
21. These parameters are sampled but not 100% tested, and are based on an AC load of 5 pF.
10
11
12
13
14
1
2
3
4
5
6
7
8
9
V
V
V
V
V
V
V
DDQ
DDQ
t
t
DD
A
A
IH
IH
IL
IL
t
t
t
f
t
t
t
CKHSHZ
CKHSLZ
t
t
CKHOV
CKHDV
CLOCK
t
t
CKHDZ
CKHSV
t
ICHCH
t
t
ICSCH
CLOK
CKLO
AC Timing Waveforms
CKHI
ISCH
IHCH
Operating voltage for I/O (3.3V)
Operating voltage for I/O (2.5V)
Operating supply voltage
Input high voltage
Input high voltage
Input low voltage
Input low voltage
Ambient operating temperature
(Commercial)
Ambient operating temperature
(Industrial)
Supply voltage tolerance
CLK2X frequency.
PLL lock time.
CLK2X high pulse.
CLK2X low pulse.
Input set-up time to CLK2X rising edge.
Input hold time to CLK2X rising edge.
Cascaded input set-up time to CLK2X rising edge.
Cascaded input hold time to CLK2X rising edge.
Rising edge of CLK2X to LHO, FULO, BHO, FULL
valid.
Rising edge of CLK2X to DQ valid.
Rising edge of CLK2X to DQ high-Z.
Rising edge of CLK2X to SRAM bus valid.
Rising edge of CLK2X to SRAM bus high-Z.
Rising edge of CLK2X to SRAM bus low-Z.
Description
[20]
[18]
[18]
[17]
[17]
(3.3V)
(2.5)V
(3.3V)
(2.5V)
[19]
[19]
Description
DDQ
is 2.5 V supply).
1.568 (for CLK1X = 100 MHz)
1.425 (for CLK1X = 83 MHz)
[20]
[21]
[19]
[19]
[20]
[21]
2.375
[21]
Min.
–0.3
–0.3
–40
Commercial
3.1
2.0
1.7
–5
0
Industrial
[19]
[19]
CYNSE70128
(V
(V
Min.
3.0
3.0
2.5
0.6
0.8
4.2
2.0
0.5
0.5
7.0
40
DDQ
DD
2.5V)
-66
= 1.5V) (V
= 3.3V,
Max.
133
0.5
8.5
9.0
8.5
9.0
6.5
1.733 (for CLK1X = 100 MHz)
1.575 (for CLK1X = 83 MHz)
CYNSE70128
(V
Min.
2.4
2.4
1.8
0.6
0.8
3.5
2.0
0.5
0.5
6.5
40
DDQ
DD
V
V
2.5V)
DDQ
DDQ
-83
= 1.5V) (V
2.625
Max.
= 3.3V,
+70
+85
3.5
0.8
0.7
+5
Max.
166
0.5
7.0
7.5
7.0
7.5
6.0
+ 0.3
+ 0.3
CYNSE70128
CYNSE70128
(V
Min.
2.0
2.0
1.5
0.5
3.0
2.0
0.5
0.5
6.0
40
DDQ
DD
Page 126 of 137
2.5V)
-100
= 1.65V)
= 3.3V,
Max.
200
0.5
6.5
7.0
6.5
7.0
5.5
Unit
MHz
Unit
°
°
%
V
V
V
V
V
V
V
ms
C
C
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns

Related parts for CYNSE70128-83BGC