SC28L92A1B NXP Semiconductors, SC28L92A1B Datasheet - Page 47

UART Interface IC UART DUAL W/FIFO

SC28L92A1B

Manufacturer Part Number
SC28L92A1B
Description
UART Interface IC UART DUAL W/FIFO
Manufacturer
NXP Semiconductors
Type
Dual UARTr
Datasheet

Specifications of SC28L92A1B

Number Of Channels
2
Data Rate
230.4 Kbps
Supply Voltage (max)
5 V
Supply Voltage (min)
3.3 V
Supply Current
25 mA
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 40 C
Package / Case
PQFP-44
Description/function
Single-chip CMOS-LSI communications device
Mounting Style
SMD/SMT
Operating Supply Voltage
3.3 V, 5 V
Lead Free Status / Rohs Status
 Details
Other names
SC28L92A1B,557

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SC28L92A1B
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Part Number:
SC28L92A1B,528
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
SC28L92A1B,551
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
SC28L92A1B,557
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
SC28L92A1BS,528
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
SC28L92A1BS,551
Manufacturer:
NXP Semiconductors
Quantity:
10 000
NXP Semiconductors
SC28L92_7
Product data sheet
7.3.12 Interrupt Mask Register (IMR)
The programming of this register selects which bits in the ISR causes an interrupt output.
If a bit in the ISR is a logic 1 and the corresponding bit in the IMR is also a logic 1 the
INTRN output will be asserted. If the corresponding bit in the IMR is a zero, the state of
the bit in the ISR has no effect on the INTRN output. Note that the IMR does not mask the
programmable interrupt outputs OP3 to OP7 or the reading of the ISR.
Table 59.
Table 60.
Bit
7
6
5
4
3
2
1
0
input port
change
7
Symbol
-
-
RxRDYB
FFULLB
TxRDYB
-
-
RxRDYA
FFULLA
TxRDYA
IMR - Interrupt mask register (address 0x5) bit allocation
IMR - Interrupt mask register (address 0x5) bit description
break B
change
6
Description
Input port change.
Channel B change in break.
RxB interrupt.
TxB interrupt.
Counter ready.
Channel A change in break.
RxA interrupt.
TxA interrupt.
Rev. 07 — 19 December 2007
0 = not enabled
1 = enabled
0 = not enabled
1 = enabled
0 = not enabled
1 = enabled
0 = not enabled
1 = enabled
0 = not enabled
1 = enabled
0 = not enabled
1 = enabled
0 = not enabled
1 = enabled
0 = not enabled
1 = enabled
3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter
RxRDYB
FFULLB
5
TxRDYB
4
counter
ready
3
break A
change
2
RxRDYA
FFULLA
SC28L92
© NXP B.V. 2007. All rights reserved.
1
TxRDYA
47 of 73
0

Related parts for SC28L92A1B