LFXP3E-3TN100I Lattice, LFXP3E-3TN100I Datasheet - Page 18

• Manufacturer Part Number: LFXP3E-3TN100I
• Description: IC FPGA 3.1KLUTS 100TQFP
• Manufacturer: Lattice

Specifications of LFXP3E-3TN100I

• Number Of Logic Elements/cells: *
• Number Of Labs/clbs: *
• Total Ram Bits: *
• Number Of I /o: *
• Number Of Gates: *
• Voltage - Supply: *
• Mounting Type: *
• Operating Temperature: *
• Package / Case: *
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

Lattice Semiconductor
Figure 2-17. PIC Diagram
In the LatticeXP family, seven PIOs or four (3.5) PICs are grouped together to provide two LVDS differential pairs,
one PIC pair and one single I/O, as shown in Figure 2-18.
Two adjacent PIOs can be joined to provide a differential I/O pair (labeled as “T” and “C”). The PAD Labels “T” and
“C” distinguish the two PIOs. Only the PIO pairs on the left and right edges of the device can be configured as
LVDS transmit/receive pairs.
One of every 14 PIOs (a group of 8 PICs) contains a delay element to facilitate the generation of DQS signals as
shown in Figure 2-19. The DQS signal feeds the DQS bus which spans the set of 13 PIOs (8 PICs). The DQS sig-
nal from the bus is used to strobe the DDR data from the memory into input register blocks. This interface is
designed for memories that support one DQS strobe per eight bits of data.
The exact DQS pins are shown in a dual function in the Logic Signal Connections table in this data sheet. Addi-
tional detail is provided in the Signal Descriptions table in this data sheet.
DDRCLKPOL
ONEG1
ONEG0
OPOS1
OPOS0
IPOS0
IPOS1
GSRN
INDD
INCK
INFF
DQS
CLK
LSR
CE
TD
Control
Muxes
CLKO
CEO
GSR
CLKI
LSR
CEI
2-15
TD
DDRCLK
PIO B
D0
D1
DDRCLK
D0
D1
INDD
INCK
INFF
IPOS0
PIO A
IPOS1
Register Block
Register Block
(2 Flip Flops)
Register Block
(2 Flip Flops)
(5 Flip Flops)
Tristate
Output
Input
IOLD0
IOLT0
DO
DI
LatticeXP Family Data Sheet
Buffer
sysIO
PADB “C”
PADA
Architecture
"T"