STA333BW13TR STMicroelectronics, STA333BW13TR Datasheet
STA333BW13TR
Specifications of STA333BW13TR
Available stocks
Related parts for STA333BW13TR
STA333BW13TR Summary of contents
Page 1
... Independent channel volume and DSP bypass input data interface Table 1. Device summary Order code STA333BW STA333BW13TR January 2011 Input and output channel mapping Automatic invalid input-detect mute user-programmable biquads/channel Three coefficients banks for EQ presets storing with fast recall via I Bass/treble tones and de-emphasis control ...
Page 2
Contents Contents 1 Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 3
STA333BW 6.1 Configuration registers (addr 0x00 to 0x05 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 6.2 Volume ...
Page 4
Contents 6.11 Device status register (addr 0x2D Applications ...
Page 5
STA333BW List of figures Figure 1. Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 6
List of tables List of tables Table 1. Device summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 7
STA333BW Table 49. External amplifier power down . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 8
Description 1 Description The STA333BW is an integrated solution of digital audio processing, digital amplifier controls and power output stages to create a high-power single-chip FFX digital amplifier with high-quality and high-efficiency. Three channels of FFX processing are provided. The ...
Page 9
STA333BW 2 Pin connections 2.1 Connection diagram Figure 2. Pin connection PowerSSO-36 (top view) GND_SUB TEST_MODE VCC_REG GND_REG OUT3B / FFX3B OUT3A / FFX3A 2.2 Pin description Table 2. Pin description Pin Type 1 GND ...
Page 10
Pin connections Table 2. Pin description (continued) Pin Type 11 Power 12 GND GND 15 Power I/O 21 Power 22 GND Power ...
Page 11
STA333BW 3 Electrical specifications 3.1 Absolute maximum ratings Table 3. Absolute maximum ratings Symbol V Power supply voltage (pins VCCx Digital supply voltage (pins VDD_DIG PLL supply voltage (pin VDD_PLL Operating junction temperature op ...
Page 12
Electrical specifications 3.3 Recommended operating conditions Table 5. Recommended operating condition Symbol V Power supply voltage (VCCxA, VCCxB Digital supply voltage DD_DIG V PLL supply voltage DD_PLL T Ambient temperature amb 3.4 Electrical specifications for the digital section ...
Page 13
STA333BW 3.5 Electrical specifications for the power section The specifications given in this section are valid for the operating conditions kHz 384 kHz Table 7. Electrical specifications - power section Symbol Parameter ...
Page 14
Electrical specifications Figure 3. Test circuit Duty cycle = 50% INxY 14/67 OUTxY tr +Vcc M58 Ω OUTxY R 8 M57 gnd Doc ID 13773 Rev 3 STA333BW VCC (0.9)*VCC ½VCC (0.1)*VCC V67 - vdc = Vcc/2 ...
Page 15
STA333BW 3.6 Power-on/off sequence Figure 4. Power-on sequence VCC VCC VCC VCC VCC VDD_Dig VDD_Dig VDD_Dig VDD_Dig VDD_Dig XTI XTI XTI XTI XTI Reset Reset Reset Reset Reset ...
Page 16
Processing data paths 4 Processing data paths Figure 6 and Figure 7 processing chain is composed of two consecutive sections. In the first one, dual-channel processing is implemented and in the second section each channel is fed into the post ...
Page 17
STA333BW Figure 7. Left and right processing, section C1Mx1 C1Mx1 Hi-Pass Hi-Pass Filter Filter C1Mx2 C1Mx2 C2Mx1 C2Mx1 Hi-Pass Hi-Pass Filter Filter C2Mx2 C2Mx2 C3Mx1 C3Mx1 Lo-Pass ...
Page 18
I C bus specification bus specification The STA333BW supports the I slave) and the output port SDA_OUT (slave to master). This protocol defines any device that sends data on to the bus as a transmitter ...
Page 19
STA333BW 5.3 Write operation Following the START condition the master sends a device select code with the RW bit set to 0. The STA333BW acknowledges this and then waits for the byte of internal address. After receiving the internal byte ...
Page 20
I C bus specification 5.4.4 Random address multi-byte read The multi-byte read modes could start from any internal address. Sequential data bytes are read from sequential addresses within the STA333BW. The master acknowledges each data byte read and then ...
Page 21
STA333BW 6 Register description Note: Addresses exceeding the maximum address number must not be written. Table 8. Register summary Addr Name D7 0x00 CONFA FDRB 0x01 CONFB C2IM 0x02 CONFC OCRB 0x03 CONFD SME 0x04 CONFE SVE 0x05 CONFF EAPD ...
Page 22
Register description Table 8. Register summary (continued) Addr Name D7 0x1F A1CF3 0x20 A2CF1 0x21 A2CF2 0x22 A2CF3 0x23 B0CF1 0x24 B0CF2 0x25 B0CF3 0x26 CFUD 0x27 MPCC1 0x28 MPCC2 0x29 DCC1 0x2A DCC2 0x2B FDRC1 0x2C FDRC2 0x2D STATUS ...
Page 23
STA333BW The external clock frequency provided to the XTI pin must be a multiple of the input sample frequency ( The relationship between the input clock and the input sample rate is determined by both the MCSx and ...
Page 24
Register description Thermal warning recovery bypass Table 13. Thermal warning recovery bypass Bit R/W 5 R/W 1 This bit sets the behavior of the IC after a thermal warning disappears. If TWRB is enabled the device automatically restores the normal ...
Page 25
STA333BW Serial audio input interface format Table 16. Serial audio input interface Bit R R/W 0 Serial data interface The STA333BW audio serial input interfaces with standard digital audio components ...
Page 26
Register description Table 18. Support serial audio input formats for MSB-first (SAIFB = 0) (continued) BICKI Table 19. Supported serial audio input formats for LSB-first (SAIFB = 1) BICKI ...
Page 27
STA333BW To make the STA333BW work properly, the serial audio interface LRCKI clock must be synchronous to the PLL output clock. It means that: N-4< = (frequency of PLL clock) / (frequency of LRCKI) = < N+4 cycles, where N ...
Page 28
Register description Different power devices use different output modes. Table 22. FFX power output mode Bit R R/W 1 FFX compensating pulse size register Table 23. FFX compensating pulse size bits Bit R/W 2 R/W 1 ...
Page 29
STA333BW 6.1.4 Configuration register D (addr 0x03 SME ZDE 0 1 High-pass filter bypass Table 26. High-pass filter bypass Bit R/W 0 R/W 0 The STA333BW features an internal digital high-pass filter for the purpose of AC coupling. ...
Page 30
Register description Biquad coefficient link Table 30. Biquad coefficient link Bit R/W 4 R/W 0 For ease of use, all channels can use the biquad coefficients loaded into the Channel-1 coefficient RAM space by setting the BQL bit to 1. ...
Page 31
STA333BW 6.1.5 Configuration register E (addr 0x04 SVE ZCE 1 1 Max power correction variable Table 34. Max power correction variable Bit R/W 0 R/W 0 Max power correction Table 35. Max power correction Bit R/W 1 R/W ...
Page 32
Register description PWM speed mode Table 38. PWM speed mode Bit R/W RST 4 R/W 0 Distortion compensation variable enable Table 39. Distortion compensation variable enable Bit R/W RST 5 R/W 0 Zero-crossing volume enable Table 40. Zero-crossing volume enable ...
Page 33
STA333BW Output configuration Table 42. Output configuration Bit R R/W 0 Table 43. Output configuration engine selection OCFG[1: Note: To the left of the arrow is the processing channel. When using channel ...
Page 34
Register description Figure 10. OCFG = 00 (default value) Figure 11. OCFG = 01 Figure 12. OCFG = 10 34/67 OUT1A OUT1A Half Half Bridge Bridge Channel 1 Channel 1 Half Half Bridge Bridge OUT1B OUT1B OUT2A OUT2A Half Half ...
Page 35
STA333BW Figure 13. OCFG = 11 The STA333BW can be configured to support different output configurations. For each PWM output channel a PWM slot is defined. A PWM slot is always fs) seconds length. The PWM ...
Page 36
Register description 2.0 channels, two full-bridges (OCFG = 00) Mapping: FFX1A -> OUT1A FFX1B -> OUT1B FFX2A -> OUT2A FFX2B -> OUT2B FFX3A -> OUT3A FFX3B -> OUT3B FFX4A -> OUT4A FFX4B -> OUT4B Default modulation: FFX1A / 1B configured ...
Page 37
STA333BW 2.1 channels, two half-bridges + one full-bridge (OCFG = 01) Mapping: FFX1A -> OUT1A FFX2A -> OUT1B FFX3A -> OUT2A FFX3B -> OUT2B FFX1A -> OUT3A FFX1B -> OUT3B FFX2A -> OUT4A FFX2B -> OUT4B Modulation: FFX1A / 1B ...
Page 38
Register description 2.1 channels, two full-bridges + one external full-bridge (OCFG = 10) Mapping: FFX1A -> OUT1A FFX1B -> OUT1B FFX2A -> OUT2A FFX2B -> OUT2B FFX3A -> OUT3A FFX3B -> OUT3B EAPD -> OUT4A TWARN -> OUT4B Default modulation: ...
Page 39
STA333BW Invalid input detect mute enable Table 44. Invalid input detect mute enable Bit R/W 2 R/W 1 Setting the IDE bit enables this function, which looks at the input I mutes if the signals are perceived as invalid. Binary ...
Page 40
Register description The PWDN register is used to place the low-power state. When PWDN is written as 0, the output begins a soft-mute. After the mute condition is reached, EAPD is asserted to power down the power-stage, ...
Page 41
STA333BW 6.2.1 Mute / line output configuration register (addr 0x06 LOC1 LOC0 0 0 Table 50. Line output configuration LOC[1: Line output is only active when OCFG = 00. In this case LOC determines the ...
Page 42
Register description 6.2.5 Channel 3 / line output volume (addr 0x0A C3VOL7 C3VOL6 0 1 Table 52. Channel volume as a function of CxVOL CxVOL[7:0] 00000000 (0x00) 00000001 (0x01) 00000010 (0x02) … 01011111 (0x5F) 01100000 (0x60) 01100001 (0x61) ...
Page 43
STA333BW 6.3 Audio preset registers (addr 0x0B and 0x0C) 6.3.1 Audio preset register 1 (addr 0x0B Reserved Reserved 1 0 Using AMGC[1:0] bits, attack and release thresholds and rates are automatically configured to properly fit application specific configurations. ...
Page 44
Register description Bass management crossover Table 56. Bass management crossover Bit R R/W 0 Table 57. Bass management crossover frequency XO[3:0] 0000 0001 0010 0011 0100 0101 0110 0111 1000 ...
Page 45
STA333BW 6.4 Channel configuration registers (addr 0x0E - 0x10 C1OM1 C1OM0 C2OM1 C2OM0 C3OM1 C3OM0 1 0 Tone control bypass Tone control (bass / treble) can be bypassed on a ...
Page 46
Register description Binary output enable registers Each individual channel output can be set to output a binary PWM stream. In this mode output channel is considered the positive output and output B is negative inverse. Table 61. ...
Page 47
STA333BW 6.5 Tone control register (addr 0x11 TTC3 TTC2 0 1 Tone control Table 64. Tone control boost / cut as a function of BTC and TTC bits BTC[3:0], TTC[3:0] 0000 0001 0010 … 0101 0110 0111 1000 ...
Page 48
Register description 6.6.3 Limiter 2 attack / release rate (addr 0x14 L2A3 L2A2 0 1 6.6.4 Limiter 2 attack / release threshold (addr 0x15 L2AT3 L2AT2 0 1 6.6.5 Description The STA333BW includes two independent limiter ...
Page 49
STA333BW reduced the gain. The release threshold value can be used to set what is effectively a minimum dynamic range, this is helpful as over limiting can reduce the dynamic range to virtually zero and cause program material to sound ...
Page 50
Register description Table 66. Limiter release rate vs LxR bits LxR[3:0] 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100 1101 1110 1111 Anticlipping mode Table 67. Limiter attack threshold vs LxAT bits (AC mode) LxAT[3:0] ...
Page 51
STA333BW Table 67. Limiter attack threshold vs LxAT bits (AC mode) (continued) LxAT[3:0] 1110 1111 Table 68. Limiter release threshold vs LxRT bits (AC mode) LxRT[3:0] 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100 1101 ...
Page 52
Register description Table 69. Limiter attack threshold vs LxAT bits (DRC mode) (continued) LxAT[3:0] 1001 1010 1011 1100 1101 1110 1111 Table 70. Limiter release threshold vs LxRT bits (DRC mode) LxRT[3:0] 0000 0001 0010 0011 0100 0101 0110 0111 ...
Page 53
STA333BW 6.7 User-defined coefficient control registers (addr 0x16 - 0x26) 6.7.1 Coefficient address register (addr 0x16 Reserved Reserved 0 0 6.7.2 Coefficient b1 data register bits (addr 0x17 - 0x19 C1B23 C1B22 ...
Page 54
Register description D7 D6 C3B7 C3B6 0 0 6.7.5 Coefficient a2 data register bits (addr 0x20 - 0x22 C4B23 C4B22 C4B15 C4B14 C4B7 C4B6 0 0 6.7.6 Coefficient b0 data ...
Page 55
STA333BW 6.7.8 Description Coefficients for user-defined EQ, mixing, scaling, and bass management are handled internally in the STA333BW via RAM. Access to this RAM is available to the user via an I register interface. A collection of I coefficient base ...
Page 56
Register description Writing a set of coefficients to RAM 1. Write 6-bits of starting address Write top 8-bits of coefficient Write middle 8-bits of coefficient Write bottom 8-bits of ...
Page 57
STA333BW Table 71. RAM block for biquads, mixing, scaling, bass management (continued) Index Index (Hex) (Decimal) 40 0x28 41 0x29 42 0x2A 43 0x2B 44 0x2C 45 0x2D 46 0x2E 47 0x2F 48 0x30 49 0x31 50 0x32 51 0x33 ...
Page 58
Register description Coefficients stored in the user defined coefficient RAM are referenced in the following manner: CxHy0 = b 1 CxHy1 = b 2 CxHy2 = -a 1 CxHy3 = -a 2 CxHy4 = b 0 where x represents the ...
Page 59
STA333BW 6.8 Variable max power correction registers (addr 0x27 - 0x28 MPCC15 MPCC14 MPCC7 MPCC6 1 1 MPCC bits determine the 16 MSBs of the MPC compensation coefficient. This coefficient is used in place ...
Page 60
Register description 6.11 Device status register (addr 0x2D PLLUL FAULT This read-only register provides fault and thermal-warning status information from the power control block. Logic value 1 for faults or warning means normal state. Logic 0 means a ...
Page 61
... PLL output jitter. 7.3 Typical output configuration Figure 19 shows the typical output configuration used for BTL stereo mode. Please contact STMicroelectronics for other recommended output configurations. Figure 19. Output configuration for stereo BTL mode (R OUT1A OUT1B OUT2A OUT2B 22 µ ...
Page 62
Figure 20. Applications circuit C14 100µF 25V C18 100nF C21 1µF 25V OUT2B OUT2A C23 100nF Vcc OUT1B C29 100nF OUT1A C31 1µF 25V C32 100nF 3V3 STA333BW GND_SUB VDD_DIG GND_DIG 3 34 SCL ...
Page 63
STA333BW 8 Package thermal characteristics Using a double-layer PCB the thermal resistance, junction to ambient, with 2 copper ground areas The dissipated power within the device depends primarily on the supply voltage, load impedance and ...
Page 64
Package mechanical data 9 Package mechanical data Figure 22 below shows the package outline and Table 73. PowerSSO-36 EPD dimensions Symbol Min A 2.15 A2 2.15 a1 0.00 b 0.18 c 0.23 D 10. ...
Page 65
Figure 22. PowerSSO-36 EPD outline drawing h x 45° ...
Page 66
Revision history 10 Revision history Table 74. Document revision history Date 11-Apr-2006 26-Jul-2007 26-Jan-2011 66/67 Revision 1 Initial release. Added: Electrical specifications, digital section Power on sequence Processing data path Application 2 Improved: Pin description Absolute maximum ratings Recommended operative ...
Page 67
... STA333BW Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice. All ST products are sold pursuant to ST’s terms and conditions of sale. ...