TEA6422 STMicroelectronics, TEA6422 Datasheet
TEA6422
Specifications of TEA6422
Available stocks
Related parts for TEA6422
TEA6422 Summary of contents
Page 1
... Cascadable (2 different addresses) Serial Bus Controlled Very Low Noise Very Low Distorsion Fully ESD Protected Wide Audio Dynamic Range ( 3 V DESCRIPTION The TEA6422 switches 6 stereo audio inputs on 3 stereo outputs. All the switching possibilities are changed through 2 the I C BUS. Figure 1. PIN CONNECTIONS ...
Page 2
... TEA6422 BLOCK DIAGRAM V S SUPPLY C GND ABSOLUTE MAXIMUM RATINGS Symbol V Supply Voltage CC T Operating Temperature oper T Storage Temperature stg THERMAL DATA Symbol R (j-a) Junction - ambient Thermal Resistance th 2/10 1 RIGHT INPUTS BUS DECODER LEFT INPUTS Parameter Parameter SDIP24 SO28 GAIN = 0 dB RIGHT ...
Page 3
... S/N Signal to Noise Ratio G Gain d Distortion V Clipping Level CL R Output Load Resistance L = 600 , kHz (unless otherwise specified) G Test Conditions V = 500mV , f = 1kHz IN RMS 1kHz IN RMS 20kHz, flat OUT RMS OUT RMS TEA6422 Min. Typ. Max 100 100 3 110 - 0.01 0.05 2 Unit µ ...
Page 4
... TEA6422 BUS CHARACTERISTICS Symbol SCL V Low Level Input Voltage IL V High Level Input Voltage IH I Input Leakage Current LI f Clock Frequency SCL t Input Rise Time R t Input Fall Time F C Input Capacitance I SDA V Low Level Input Voltage IL V High Level Input Voltage ...
Page 5
... Output select Input select don’t care - MSB is transmitted first Example : 010XX100 connects output 3 with input 5. Conditions Min. Incr Decr Incr. V 4.5 CC HEX TEA6422 Typ. Max. Unit V 2.5 V 4.2 V ADDR 0 1 Output Output Output Input Input Input Input Input Input Mute ...
Page 6
... TEA6422 Figure 3. Distorsion Level versus Input Voltage dis (%) 0 kHz 0. °C amb 0.06 0.04 0.02 0 2.4 2.5 2.6 2.7 Figure 4. Supply Voltage Rejection versus Frequency ( V = 500 mV IN RMS SVR (dB 0.05 0.5 6/10 1 Figure 5. Clipping Level versus Supply Voltage 3.5 3.3 3.1 2.9 2 ...
Page 7
... Figure 9. Bus Inputs (SDA, SCL) to CMOS 100nF C11 9 2 C12 10 L C13 11 R C14 (R) x out ESD PROT. Pins V REF CMOS X4 ACKN For SDA only 24 SDA Bus Inputs 23 SCL Right C9 Inputs 18 C10 17 C18 16 C17 Output C16 14 L C15 Output R TEA6422 CC Pins 10- 11-12 13-14-15 7/10 ...
Page 8
... TEA6422 PACKAGE MECHANICAL DATA 24 PINS - PLASTIC SHRINK Figure 11. 24-Pin Shrink Plastic Dual In Line Package 8/ Stand-off Gage Plane SDIP24 mm Dim. Min Typ Max Min A 5.08 A1 0.51 0.020 A2 3.05 3.30 4.57 0.120 0.130 0.180 0.014 B 0.36 0.46 0. 0.76 1.02 1.14 0.030 0.040 0.045 ...
Page 9
... D 17.70 18.10 0.6969 E 7.40 7.60 0.2914 e 1.27 H 10.01 10.64 0.394 h 0.25 0.74 0.010 K L 0.41 1.27 0.016 G 0.10 SO28 Number of Pins N TEA6422 inches Min Typ Max 0.1043 0.0118 0.020 0.0125 0.7125 0.2992 0.0500 0.419 0.029 0° 8° 0.050 0.004 28 9/10 ...
Page 10
... TEA6422 Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice ...