STM32F407VET6 STMicroelectronics, STM32F407VET6 Datasheet - Page 24

Microcontrollers (MCU) ARM M4 512 FLASH 168 Mhz 192kB SRAM

STM32F407VET6

Manufacturer Part Number
STM32F407VET6
Description
Microcontrollers (MCU) ARM M4 512 FLASH 168 Mhz 192kB SRAM
Manufacturer
STMicroelectronics
Datasheet

Specifications of STM32F407VET6

Core
ARM Cortex M4
Processor Series
STM32F4
Data Bus Width
32 bit
Maximum Clock Frequency
168 MHz
Program Memory Size
512 KB
Data Ram Size
192 KB
On-chip Adc
Yes
Number Of Programmable I/os
82
Number Of Timers
10
Operating Supply Voltage
1.7 V to 3.6 V
Package / Case
LQFP-100
Mounting Style
SMD/SMT
A/d Bit Size
12 bit
A/d Channels Available
16
Interface Type
CAN, I2C, I2S, SPI, UART
Program Memory Type
Flash
Lead Free Status / Rohs Status
 Details

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STM32F407VET6
Manufacturer:
ASB
Quantity:
6 700
Part Number:
STM32F407VET6
Manufacturer:
STMicroelectronics
Quantity:
1
Part Number:
STM32F407VET6
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
STM32F407VET6
Manufacturer:
ST
0
Part Number:
STM32F407VET6
Manufacturer:
ST
Quantity:
200
Part Number:
STM32F407VET6
Manufacturer:
ST
Quantity:
20 000
Part Number:
STM32F407VET6
0
Company:
Part Number:
STM32F407VET6
Quantity:
10 800
Part Number:
STM32F407VET6.
Manufacturer:
ST
Quantity:
15 000
Part Number:
STM32F407VET6.
Manufacturer:
ST
0
Part Number:
STM32F407VET6..
Manufacturer:
ST
0
Description
24/167
V
operates in the 0 to 70 °C temperature range and PDR is disabled.
Figure 7.
DD
minimum value is 1.8 V. V
There are three low-power modes:
Regulator ON/internal reset OFF
The regulator ON with internal reset OFF mode is not available on LQFP64 and
LQFP100 packages.
On LQFP144, and LQFP176 packages, the internal reset is controlled by applying an
inverted reset signal to PDR_ON pin.
On UFBGA176 package, the internal regulator must be activated by connecting
BYPASS_REG to V
On LQFP176 packages, the internal reset must be activated by applying an inverted
reset signal to PDR_ON pin.
The NRST pin should be controlled by an external reset controller to keep the device
under reset when V
MR is used in the nominal regulation mode (Run)
LPR is used in the Stop modes
Power-down is used in Standby mode: the regulator output is in high impedance:
the kernel circuitry is powered down, inducing zero consumption (but the contents
of the registers and SRAM are lost).
Regulator ON/internal reset OFF
SS
DD
.
is below 1.8 V (see
Doc ID 022152 Rev 2
DD
/V
DDA
minimum value of 1.7 V is obtained when the device
Figure
7).
STM32F405xx, STM32F407xx

Related parts for STM32F407VET6