SC16C554DIB64,128 NXP Semiconductors, SC16C554DIB64,128 Datasheet - Page 9

• Manufacturer Part Number: SC16C554DIB64,128
• Description: IC UART QUAD SOT314-2
• Manufacturer: NXP Semiconductors

Specifications of SC16C554DIB64,128

• Number Of Channels: 4, QUART
• Fifo's: 16 Byte
• Voltage - Supply: 2.5V, 3.3V, 5V
• With Auto Flow Control: Yes
• With Irda Encoder/decoder: Yes
• With False Start Bit Detection: Yes
• With Modem Control: Yes
• With Cmos: Yes
• Mounting Type: Surface Mount
• Package / Case: 64-LQFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: 935270063128; SC16C554DIB64-T; SC16C554DIB64-T

Philips Semiconductors
Table 2:
9397 750 13132
Product data
Symbol
16/68
A0
A1
A2
A3, A4
CDA, CDB,
CDC, CDD
CS
CSA, CSB,
CSC, CSD
CTSA, CTSB,
CTSC, CTSD
Pin description
Pin
PLCC68 LQFP64 LQFP80
31
34
33
32
20, 50
9, 27,
43, 61
16
16, 20,
50, 54
11, 25,
45, 59
5.2 Pin description
-
24
23
22
-
64, 18,
31, 49
-
7, 11,
38, 42
2, 16,
33, 47
-
48
47
46
-
19, 42,
59, 2
-
28, 33,
68, 73
23, 38,
63, 78
Quad UART with 16-byte FIFO and infrared (IrDA) encoder/decoder
Type
I
I
I
I
I
I
I
I
I
Rev. 05 — 10 May 2004
Description
16/68 Interface type select (input with internal pull-up). This input
provides the 16 (Intel) or 68 (Motorola) bus interface type select. The
functions of IOR, IOW, INT A-INTD, and CSA-CSD are re-assigned
with the logical state of this pin. When this pin is a logic 1, the 16
mode interface (16C554) is selected. When this pin is a logic 0, the
68 mode interface (68C554) is selected. When this pin is a logic 0,
IOW is re-assigned to R/W, RESET is re-assigned to RESET, IOR is
not used, and INTA-INTD are connected in a wire-OR configuration.
The wire-OR outputs are connected internally to the open drain IRQ
signal output. This pin is not available on 64-pin packages which
operate in the 16 mode only.
Address 0 select bit. Internal registers address selection in 16 and
68 modes.
Address 1 select bit. Internal registers address selection in 16 and
68 modes.
Address 2 select bit. Internal registers address selection in 16 and
68 modes.
Address 3-4 select bits. When the 68 mode is selected, these pins
are used to address or select individual UARTs (providing CS is a
logic 0). In the 16 mode, these pins are re-assigned as chip selects,
see CSB and CSC.
Carrier Detect (Active-LOW). These inputs are associated with
individual UART channels A through D. A logic 0 on this pin indicates
that a carrier has been detected by the modem for that channel.
Chip Select (Active-LOW). In the 68 mode, this pin functions as a
multiple channel chip enable. In this case, all four UARTs (A-D) are
enabled when the CS pin is a logic 0. An individual UART channel is
selected by the data contents of address bits A3-A4. when the
16 mode is selected (68-pin devices), this pin functions as CSA (see
definition under CSA, CSB).
Chip Select A, B, C, D (Active-LOW). This function is associated
with the 16 mode only, and for individual channels ‘A’ through ‘D’.
When in 16 mode, these pins enable data transfers between the user
CPU and the SC16C554/554D for the channel(s) addressed.
Individual UART sections (A, B, C, D) are addressed by providing a
logic 0 on the respective CSA-CSD pin. When the 68 mode is
selected, the functions of these pins are re-assigned. 68 mode
functions are described under their respective name/pin headings.
Clear to Send (Active-LOW). These inputs are associated with
individual UART channels A through D. A logic 0 on the CTS pin
indicates the modem or data set is ready to accept transmit data from
the SC16C554/554D. Status can be tested by reading MSR[4]. This
pin only affects the transmit or receive operations when Auto CTS
function is enabled via the Enhanced Feature Register EFR[7] for
hardware flow control operation.
SC16C554/554D
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
9 of 55