TDA7563A STMicroelectronics, TDA7563A Datasheet - Page 22

no-image

TDA7563A

Manufacturer Part Number
TDA7563A
Description
IC AMP QUAD MULTIFUNC FLEXIWATT2
Manufacturer
STMicroelectronics
Type
Class ABr
Datasheet

Specifications of TDA7563A

Output Type
4-Channel (Quad)
Max Output Power X Channels @ Load
75W x 4 @ 2 Ohm
Voltage - Supply
8 V ~ 18 V
Features
I²C, Mute, Short-Circuit and Thermal Protection, Standby
Mounting Type
Through Hole
Package / Case
27-Flexiwatt (bent and staggered leads)
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TDA7563A
Manufacturer:
STMicroelectronics
Quantity:
135
Part Number:
TDA7563A
Manufacturer:
TI
Quantity:
16
Part Number:
TDA7563A
Manufacturer:
ST
0
Part Number:
TDA7563A
Manufacturer:
ST
Quantity:
20 000
Part Number:
TDA7563AEP
Manufacturer:
ST
0
Part Number:
TDA7563AEP
Manufacturer:
ST
Quantity:
20 000
Part Number:
TDA7563AH
Manufacturer:
ST
Quantity:
20 000
Part Number:
TDA7563AH-LFU4
Manufacturer:
ST
0
Part Number:
TDA7563AR
Manufacturer:
ST
0
I2C bus
7
7.1
7.2
7.3
7.4
7.5
22/35
I
I
A correct turn on/off sequence respectful of the diagnostic timings and producing no audible
noises could be as follows (after battery connection):
TURN-ON: PIN2 > 7V --- 10ms --- (STANDBY OUT + DIAG ENABLE) --- 500 ms (min) ---
MUTING OUT
TURN-OFF: MUTING IN --- 20 ms --- (DIAG DISABLE + STANDBY IN) --- 10ms --- PIN2 = 0
Car Radio Installation: PIN2 > 7V --- 10ms DIAG ENABLE (write) --- 200 ms --- I
(repeat until All faults disappear).
OFFSET TEST: Device in Play (no signal) -- OFFSET ENABLE - 30ms - I
I
I
Data transmission from microprocessor to the TDA7563A and vice versa takes place
through the 2 wires I
resistors to positive supply voltage must be connected).
Data validity
As shown by
the clock.
The HIGH and LOW state of the data line can only change when the clock signal on the SCL
line is LOW.
Start and stop conditions
As shown by
SCL is HIGH.
The stop condition is a LOW to HIGH transition of the SDA line while SCL is HIGH.
Byte format
Every byte transferred to the SDA line must contain 8 bits. Each byte must be followed by an
acknowledge bit. The MSB is transferred first.
2
2
2
2
C reading until high-offset message disappears).
C programming/reading sequences
C bus interface
C bus
Figure
Figure 30
2
29, the data on the SDA line must be stable during the high period of
C BUS interface, consisting of the two lines SDA and SCL (pull-up
a start condition is a HIGH to LOW transition of the SDA line while
2
C reading (repeat
2
TDA7563A
C read

Related parts for TDA7563A