RTL8305S REALTEK, RTL8305S Datasheet
RTL8305S
Available stocks
Related parts for RTL8305S
RTL8305S Summary of contents
Page 1
... Electrical Characteristics......................................................................................................................................................... 18 7.1 Absolute Maximum Ratings ............................................................................................................................................. 18 7.2 Operating Range ............................................................................................................................................................... 18 7.3 DC Characteristics (0°C<Ta<60°C, 3.15V<Vcc<3.45V) ................................................................................................. 18 7.4 AC Characteristics (0°C<Ta<60°C, 3.15V<Vcc<3.45V) ................................................................................................. 19 7.5 Digital Timing Characteristics .......................................................................................................................................... 20 7.6 Thermal Data..................................................................................................................................................................... 20 8. Application Information.......................................................................................................................................................... 21 9. System Application Diagram .................................................................................................................................................. 22 10. Mechanical Dimensions ........................................................................................................................................................ 23 2002/02/19 RTL8305S 1 RTL8305S Rev. 1.2 ...
Page 2
... Fully compliant with IEEE 802.3/802.3u 2. General Description The RTL8305S is a highly integrated layer 2 single chip switch controller which incorporates 5 MACs (Media Access Controller), 5 physical layer transceivers, 1-Mbit SRAM and 1K-entry look-up table into one single chip. The RTL8305S contains 5 ports, and each one provides support for a 10Base-T (10Mbps) or 100Base-TX (100Mbps) network connection ...
Page 3
... MAC2 Engine 2 Switch MAC3 Engine 3 Switch MAC4 Engine 4 MII MAC mode MII Revers PHY circuit mode 3 RTL8305S ENBRDCTRL ENFCTRL ENBKPRS RESET# NWAYHALF# X1 Global functions X2 CK25MOUT 1K-entry Look-up Table RAMFAIL# Packet Buffer Space 16K x 64 bits memory Page Pointer Space Buffer Manager ...
Page 4
... LED_SPD[4] 121 TEST# GND 122 123 AGND 124 IBREF 125 AVDD 126 RVDD 127 RXIN[0] RXIP[0] 128 2002/02/19 RTL8305S 08042T1 050A TAIWAN 4 RTL8305S 64 MGND 63 MRXD[1]/MRXD[1] 62 VDD 61 MRXD[0]/MTXD[0] 60 MRXDV/MTXEN 59 MRXC/MTXC 58 MCOL 57 MTXD[3]/MRXD[3] 56 MTXD[2]/MRXD[2] 55 MTXD[1]/MRXD[1] 54 MTXD[0]/MRXD[0] ...
Page 5
... I LED_DUP[ LED_ACT[ GND 49 I LED_SPD[2] 50 DGND VDD 51 I/O LED_DUP[ LED_ACT[3] 53 DVDD LED_SPD[ LED_DUP[ LED_ACT[ LED_SPD[ TEST# 58 I/O GND 59 I/O AGND 60 I IBREF 61, I AVDD 62 DVDD RVDD 63 I RXIN[0] 64 DGND RXIP[0] 5 RTL8305S Pin No. Type 65 DGND DVDD DGND DVDD DGND 100 DVDD ...
Page 6
... Enable Back Pressure: This pin has no effect on port4 operated as an MII port. 1: Enable (UTP ports only) 0: Disable I Enable Flow Control: The RTL8305S will advertise its ability with flow control during auto-negotiation. This pin has no effect on port4 operated as an MII port. 1: Enable Flow control (UTP ports only) 0: Disable I Enable Broadcast Control: This is for the UTP and MII port ...
Page 7
... Select MII MAC: When P4MODE[1]=1, this pin indicates whether UTP path or MII MAC path is selected. 1: UTP is selected 0: MII port is selected While P4MODE[1]=1, the RTL8305S supports UTP/MII MAC auto-detect function via the link status of P4 UTP and the status of P4LINKSTA# with priority UTP over MII. 7 ...
Page 8
... I Active low reset signal. To complete the reset function, this pin must be asserted for at least 10ms. After reset, about 30ms is needed for the RTL8305S to complete the internal test function and initialization. A Control transmit output waveform Vpp. This pin should be grounded through a 1.96KΩ resistor. ...
Page 9
... If the searching result indexes to an empty entry, the packet is broadcast to all other ports. On the other hand, the RTL8305S extracts the least 10 bits of a source MAC address to index the 1K-entry look-up table. If the result indexes to an empty entry, it records the source MAC address and related switching information. If the result leads to an occupied entry with different switching information, it updates the entry with the new information. This is referred to as ‘ ...
Page 10
... For broadcast packets, it’s the duty of the last port which finishes the transmission action last to return the Transmit Free Page Pointers to the Buffer Manager. 2002/02/19 Page177 Page180 Page177 PTR Page180 PTR Page193 PTR Page189 PTR Page189 Free Page Pointer FIFO Page193 Frame Buffer 10 RTL8305S Rev. 1.2 ...
Page 11
... Broadcast Storm Control The RTL8305S processes broadcast storm control via the latched value of the EnBrdCtrl pin upon reset. Once enabled, the incoming consecutive broadcast packets will be discarded after consecutive 64 broadcast packets are received during an 800ms time window ...
Page 12
... Finally, the converted parallel data is fed into the MAC. 6.3.7 Power Saving Mode The RTL8305S implements power saving mode on per port basis. A port automatically enters power saving mode 10 seconds after the cable is disconnected from it. Once a port enters power saving mode, it transmits normal link pulses only on its TXOP/TXON pins and keeps monitoring RXIP/RXIN to try to detect any incoming signals, which might be a 100Base-TX MLT-3 idle pattern, 10Base-T link pulses or Nway’ ...
Page 13
... PHY mode, and MII MAC mode. In MII/SNI PHY mode, a routing engine can connect ADSL or a cable modem to a LAN through the MII port of the RTL8305S. In MII MAC mode, other types of LAN medium can be supported such as HomePNA or 100Base-FX via the underlying physical devices through the MII port of the RTL8305S. The MII signals do not include MTXER,MRXER and MCRS for RTL8305S ...
Page 14
... For general cases, most of the option pins should be floating (=High=Enable), except EnBrdCtrl. This means that EnBrdCtrl should be pulled down (=Low=Disable) for normal applications. 2002/02/19 R TL8305S 59 MRXC/MTXC 60 MRXDV/MTXEN 67~61 MRXD[3:0]/MTXD[3:0] 51 MTXC/MRXC 52 MTXEN/MRXDV 57-54 MTXD[3:0]/MRXD[3:0] 58 COL 5 UTP Mode (Default five port switch application shoul oat RTL8305S Rev. 1.2 ...
Page 15
... The illustrations below show a summary of MII/SNI application circuits for port4 of the RTL8305S. Note that, as described above, the pins MRXC, MRXDV and MRXD in MII/SNI PHY mode are pins MTXC, MTXEN and MTXD in MII MAC mode, and vice versa. P4Mode[1] Floating=High x P4Mode[0] Pull-down=Link On ...
Page 16
... MTXC and MRXC running at 2.5MHz. In SNI (serial) mode (P4MODE[0]=0), P4SPDSTA# has no effect and must be floating. SNI mode operates at 10Mbps only, with MTXC and MRXC running at 10MHz. In SNI mode, RTL8305S does not loopback RXDV signals as a response to TXEN and does not support heart-beat functions (asserting the COL signal for each complete TXEN signal) ...
Page 17
... An LED connected to SEL_MIIMAC# pin can indicate whether the UTP or MII port is selected. For 100Base-FX applications, the Link LED status pin can even be wired to P4LNKSTA# to implement the UTP/MII auto-detection feature with no need to permanently disable port4 UTP capabilities. For the RTL8305S, UTP priority takes over the MII port if both are link on. ...
Page 18
... PS 10 Base-T, idle 10 Base-T, Peak continuous 100% utilization 100 Base-TX, idle 100 Base-TX, Peak continuous 100% utilization 10/100 Base-TX, low power without cable RTL8305S Max Units °C +125 +4.0 V Vcc V Vcc V Max Units +60 °C 3.45 V Min Typical Max Units 150 610 ...
Page 19
... Return loss from 5MHz to 10MHz for reference resistance of 100 Ω Ecm Terminate each end with 50Ω resistive load Return loss from 5MHz to 10MHz for reference resistance of 100 Ω dB below fundamental, 20 cycles of all ones data TP_IDL width 19 RTL8305S Min Typical Max Units 10 µ 100 ...
Page 20
... While LED blinking LEDoff Jabber Timing (10Base-T only) From TXEN=1 to Jabber asserted From TXEN=0 to Jabber de-asserted Symbol Conditions θja 4 layers PCB, ambient temperature 25°C θjc 4 layers PCB, ambient temperature 25°C 20 RTL8305S Min Typical Max Units Bits Bits Bits 6 8 Bits 16 18 Bits ...
Page 21
... UTP (10Base-T/100Base-TX) Application RXIP RXIN RTL8305S TXOP TXON IBREF 2002/02/19 Pulse H1053 Transformer 50Ω 1:1 1% 50Ω 0.1uF 1% AGND 3.3V 3.3V 1:1 50Ω 1% 50Ω 1% 0.1uF AGND 1.96ΚΩ, 1% AGND RTL8305S UTP Application 21 RTL8305S RJ45 75Ω ∗ 3 0.1uF/3KV Chasis GND Rev. 1.2 ...
Page 22
... System Application Diagram RTL8305S 5X Transformer 10/100Mbps x 5 UTP RTL8305S 4X Transformer 10/100Mbps x 4 UTP HomeLAN x 1 2002/02/19 HomePNA 4X Transformer device 22 RTL8305S RTL8305S Fiber 4X Transformer interface 10/100Mbps x 4 UTP 100Base- RTL8305S Routing Engine ADSL/ Cable modem 10/100Mbps x 4 UTP WAN x 1 Rev. 1.2 ...
Page 23
... TITLE : 128 QFP (14x20 mm ) PACKAGE OUTLINE 0.25 0.5 0.75 APPROVE 0.68 0.88 1.08 1.35 1.60 1.85 CHECK - - 0.10 0° - 12° REALTEK SEMICONDUCTOR CO., LTD 23 RTL8305S -CU L/F, FOOTPRINT 3.2 mm LEADFRAME MATERIAL : DOC. NO. 530-ASS-P004 VERSION PAGE OF DWG NO. Q128 - 1 DATE Oct. 08 1998 1 Rev. 1.2 ...
Page 24
... recommended to use internal power on auto reset on P.1 P.8 Clarify NwayHalf# pin description on P.7 Clarify P4LNKSTA# pin description on P.7 Clarify SEL_MIIMAC# pin description on P.8 Clarify Features description on P.1 Clarify general description on P.1 Change Picture Item color on P.16 General English adjustment. 24 RTL8305S Rev. 1.2 ...