VT82C686B

Manufacturer Part NumberVT82C686B
ManufacturerETC-unknow
VT82C686B datasheet
 


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
Page 61
62
Page 62
63
Page 63
64
Page 64
65
Page 65
66
Page 66
67
Page 67
68
Page 68
69
Page 69
70
Page 70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
Page 69/128

Download datasheet (2Mb)Embed
PrevNext
7HFKQRORJLHV ,QF
Offset 76 – GPIO Control 3 (00) ...................................... RW
7
Over-Current (OC) Input
0
Disable ...................................................default
1
Enable (pins G5 and H3 are USBOC0# and
USBOC1# if bit-6 = 0)
6
OC[3:0] From SD[3:0] By Scan
0
Disable (pins G5 & H3 are USBOC0# and
USBOC1# if bit-7 = 1) ...........................default
1
Enable
5
GPO14 / GPO15 Enable (Pins E12 / D12)
0
Pins used for IRTX and IRRX ...............default
1
Pins used for GPO14 and GPO15
4
MCCS# Pin Select
0
MCCS# is on Pin U5..............................default
1
MCCS# is on Pin U8
3
MCCS# Function
0
Disable MCCS# function .......................default
1
Enable MCCS# function
(see bit-4 for select of U5 or U8 for MCCS#)
2
CHAS Enable (Pin V14)
0
Pin is defined as GPIOC.........................default
1
Pin is defined as CHAS
1
GPO12 Enable (Pin T5)
0
Pin is defined as XDIR...........................default
1
Pin is defined as GPO12
0
GPOWE# (GPO[23-16]) Enable (Pin T14)
0
Pin is defined as GPIOA ........................default
1
Pin is defined as GPOWE# (Rx74[2] also must
be set to 1)
Revision 1.71 June 9, 2000
Offset 77 – GPIO Control 4 Control (10h) ..................... RW
7
DRQ / DACK# Pins are GPI / GPO
0
Disable................................................... default
1
Enable
6
Game Port XY Pins are GPI / GPO
0
Disable................................................... default
1
Enable
........................................always reads 0
5
Reserved
4
Internal APIC Enable
0
Disable
1
Enable (U10 = WSC#, V9 = APICD0, T10 =
APICD1)................................................ default
3
IRQ0 Output
0
Disable................................................... default
1
Enable IRQ0 output to GPIOC
2
RTC Rx32 Write Protect
0
Disable................................................... default
1
Enable
1
RTC Rx0D Write Protect
0
Disable................................................... default
1
Enable
0
GPO13 Enable (Pin U5)
0
Pin defined as SOE# .............................. default
1
Pin defined as GPO13
-63-
Function 0 Registers - PCI to ISA Bridge
VT82C686B