AK8814VQ AKM Semiconductor, Inc., AK8814VQ Datasheet
AK8814VQ
Available stocks
Related parts for AK8814VQ
AK8814VQ Summary of contents
Page 1
ASAHIKASEI The AK8813/14 is low voltage, low power and small packaged Digital Video Encoder suitable for a STB or Digital TV. It converts ITU-R.BT601/656 standard 8- bit parallel data into analog composite video signal, S-video in NTSC and ...
Page 2
ASAHIKASEI SELA SCL SDA CLKNV 2 u-P I & Register Data[7:0] 4:2:2 to 4:4 Interpolator) Rev.00 Block Diagram CLK HSYNC VSYNC /PD /RESET Timing Generator Luma Filter Delay (x 2 Interpolator) Sub-Carrier Generator (x 2 Interpolator) ...
Page 3
... ASAHIKASEI AK8813VQ: LQFP48 Non-Macrovision (Pb Free) AK8813VG: FBGA57 Non-Macrovision AK8813VGP: FBGA57 Non-Macrovision (Pb Free) AK8814VQ: LQFP48 Macrovision (Pb Free) AK8814VG: FBGA57 Macrovision (Pb Free) Rev.00 ORDERING GUIDE - 4 - [AK8813/14] 2004/Oct ...
Page 4
ASAHIKASEI 48pin LQFP UD5 37 UD6 38 UD7 39 DVSS 40 SYSCLK 41 DVDD 42 UD8 43 DVDD 44 FID/VSYNC 45 HSYNC 46 DVSS 47 SYSINV 48 57pin FBGA Rev.00 PIN LAYOUT ...
Page 5
ASAHIKASEI 48pin LQFP No. Pin Name 1 UD9 2- 8-11 12-13 TEST 14 SELA 15 SCL SDA /RESET COMPOSITE 24 VREFOUT 27 VREFIN 28 29 IREF 32-39 UD0-UD7 41 ...
Page 6
ASAHIKASEI 57pin FBGA No. Pin Name AVSS C1 AVDD VREFOUT C2 D1 VREFIN D2 IREF E1 DVSS E2 DVDD F2 UD0 F1 UD1 G2 UD2 G1 UD3 H1 UD4 UD5 H2 UD6 H3 UD7 ...
Page 7
ASAHIKASEI DVDD DVSS TEST B9 TEST SELA B8 SCL B7 SDA PD A7 /RESET A6 B6 AVSS ...
Page 8
ASAHIKASEI ELECTRICAL CHARACTERISTICS Absolute Maximum Ratings Parameter Supply Voltage (VDD) DVDD, AVDD Input Pin Voltage (Vin) Input Pin Current (Iin) Analog Reference Current (IREF) Analog Output Current Storage Temperature (Note) When all Ground pins(DVSS, AVSS) are set to 0V. Recommended ...
Page 9
ASAHIKASEI DC Characteristics Parameter Digital Input High Voltage Digital Input Low Voltage Digital Input leak Current Digital Output High Voltage Digital Output Low Voltage Input High Voltage 2 I C(SDA,SCL Input Low Voltage 2 ...
Page 10
ASAHIKASEI AC Characteristics (2.8V - 3.6V Temperature –20 (1). SYSCLK CLK Parameter SYSCLK SYSCLK Pulse width H SYSCLK Pulse width L (2). Pixel Data Input Timing (2-1) SYSINV = Low CLK D7:D0 (2-2) SYSINV = High CLK D7:D0 Parameter Data ...
Page 11
ASAHIKASEI (3). Synchronizing Signal ( FID/VSYNC, HSYNC ) (3-1) SYSINV=Low (3-1-1) Input Timing SYSCLK FID/VSYNC, HSYNC Parameter Data Setup Time Data Hold Time (3-1-2) Output Timing SYSCLK FID/VSYNC, HSYNC Parameter Delay from SYSCLK Rev.00 tDH tDS Symbol Min Typ. tDS ...
Page 12
ASAHIKASEI (3-2) SYSINV = High (3-2-1) Input Timing SYSCLK FID/VSYNC, HSYNC Parameter Data Setup Time Data Hold Time (3-2-2) Output Timing SYSCLK FID/VSYNC, HSYNC Parameter Delay from SYSCLK Rev.00 tDH tDS Symbol Min Typ. tDS 5 tDH 8 tDEL Symbol ...
Page 13
ASAHIKASEI (4). Reset (Initialize) Reset Timing /RESET SYSCLK HSYNC,VSYNC,SDA Parameter /RESET Pulse Width After power up, I/O pins of AK8813/14 are in the indefinite state. It should be initialize with Reset sequence. While reset sequence system clock should be input ...
Page 14
ASAHIKASEI Bus (SCL 400kHz cycle mode ) (5-1) I/O Timing 1 tHD:STA tBUF SDA tF SCL Parameter Bus Free Time Hold Time (Start Condition) Clock Pulse Low Time Bus Signal Rise Time Bus Signal Fall ...
Page 15
ASAHIKASEI ♦ Reset When the reset pin [ /RESET ] set to “L”, AK8813/ reset state. AK8813/14 starts in the internal initializing sequence at the trailing edge of the first SYSCLK after the reset pin is “L”. All ...
Page 16
ASAHIKASEI ♦ Video Signal Conversion Video reconstruction module converts the multiplexed data (ITU-R. BT601 Y/Cb/Cr) to the interlace format of NTSC-M, PAL-M, PAL-B,D,G,H,I,N and other formats (ex. NTSC-4.43 and PAL60). The video reconstruction format, the line number, the color encode ...
Page 17
ASAHIKASEI ♦ Luminance Filter Luminance signal passes through the 2x Low Pass filter with sin(x)/x compensation. Fig.1 is the characteristic of Luminance Filter 0.0 1.0 2.0 -10 -20 -30 -40 -50 -60 Rev.00 Luma Filter 3.0 4.0 5.0 ...
Page 18
ASAHIKASEI ♦ Chrominance Filter Chrominance signals (Cb,Cr) before Sub-carrier modulation pass through the 1.3 MHz Low pass filter shown in Fig.2. Chrominance signal modulated by Sub-carrier passes through the filter shown in Fig.3. 0.0 0.5 1.0 1.5 2.0 2.5 3.0 ...
Page 19
ASAHIKASEI ♦ Color burst signal Color burst signal is generated by 32bits-length Digital Frequency Synthesizer. The Default frequency of the color burst is selected by [Video Process 1 Register(0x01)]. Standard NTSC-M PAL-M PAL-B,D,G,H,I PAL-N(Arg.) PAL-N(non-Arg.) PAL60 NTSC-4.43 Sub-carrier frequency 3.57561188MHz ...
Page 20
ASAHIKASEI ♦ Copy Protection AK8814 has the function of Macrovision copy protection. Information about the Macrovision encoding functions of the AK8814 is available to Macrovision licensees. AK8813 doesn’t have this function. Macrovision Corporation 2830 De La Cruz Boulevard Santa Clara, ...
Page 21
ASAHIKASEI ♦ Closed Caption and Extended Data AK8813/14 supports both Closed Captioning and Extended Data. They are controlled “ON” or ”OFF” respectively by [ Video Process 2 Register(02H) ]. Each data consists of 2 continuous bytes register( Closed Caption R ...
Page 22
ASAHIKASEI ♦ Video ID AK8813/14 supports Video ID (EIAJ standard, CPR-1204) encoding for the distinction of an aspect ratio or CGMS-A etc. Setting or Resetting the VBID-bit of [ Video Process 2 Register(02H) ], this function is switched On/Off. The ...
Page 23
ASAHIKASEI VBID Waveform 11.2usec +/- 0.3usec Amplitude Encode Line Rev.00 Ref. ••• bit1 bit2 bit3 2.235usec +/- 50nsec 11.2usec +/- 0.3usec 1H Fig. 7 VBID Wave Form 525/60 system 70 IRE 20/283 VBID parameter table - 24 - bit20 70IRE ...
Page 24
ASAHIKASEI ♦ WSS AK8813/14 supports WSS(ITU-R.Bt.1119) encoding for the distinction of an aspect ratio etc. Setting or Resetting the WSS-bit of [ Video Process 2 Register(02H) ], this function is switched On/Off. The data is set by using [ WSS ...
Page 25
ASAHIKASEI ♦ AK8813/14 Interface Timing (Part 1) Master mode & ITU-R BT. 656 mode On ITU-R BT.656 decoding mode or master mode operation, AK8813/14 outputs HSYNC and FID or VSYNC (selected by register). When AK8813/14 receives ITU-R BT. 656 signal, ...
Page 26
ASAHIKASEI ♦ AK8813/14 Interface Timing (Part 2) Slave mode On slave mode operation, HSYNC and FID or VSYNC (Selected by register) are input to AK8813/14. AK8813/14 monitors the transition of HSYNC at the timing of the rising edge of SYSCLK. ...
Page 27
ASAHIKASEI ♦ HSYNC FID/VSYNC Timing 525 System 525 1 2 Digital Line-No. HSYNC VSYNC FID 262 263 264 Digital Line-No. HSYNC VSYNC FID 625 System 622 623 624 Digital Line-No. HSYNC VSYNC FID 310 311 Digital Line-No. HSYNC VSYNC FID ...
Page 28
ASAHIKASEI ♦ Internal Color Bars Generator AK8813/14 generates the Common Color Bar signal for NTSC and PAL internally. The generated Color Bar is “100% Amplitude, 100% Saturation”. When AK8813/14 is set to Black Burst output mode, AK8813/14 does not output ...
Page 29
ASAHIKASEI ♦ Synchronizing Signal and Burst Waveform (1-1) NTSC / NTSC-4.43 / PAL-M( Video Process 1 Register [VM3:VM2]-bit = (SMPTE-170M ...
Page 30
ASAHIKASEI (1-2-1) HSYNC Timing (NTSC/NTSC4.43 Symbol Duration A 429T B 858T C 31T D 429T ...
Page 31
ASAHIKASEI (1-2-2) FID/VSYNC Timing and Phase of Burst (PAL-M) 519 520 521 522 523 257 258 259 260 519 520 521 522 523 257 258 259 260 A : Phase of Burst : nominal Value + 135 ° ...
Page 32
ASAHIKASEI (2-1) PAL-B,D,G,H,I,N / PAL-60 ( Video Process 1 Register [VM3:VM2]-bit = 11 ...
Page 33
ASAHIKASEI (2-2) FID/VSYNC Timing and Phase of Burst PAL-B,D,G,H,I,N / PAL-60 ( Video Process 1 Register [VM3:VM2]-bit = 11) 308 309 310 311 620 621 622 623 308 309 310 311 620 621 622 623 A : Phase of Burst ...
Page 34
ASAHIKASEI 2 ♦ Control Sequence 2 AK8813/14 is controlled by I pin. SELA SLAVE Address PULL Down [Low] PULL UP [High] Operation : Write Sequence: (a)1byte Write Sequence Slave Address Address 1- 8-bits 8-bits bit ...
Page 35
ASAHIKASEI ♦ Register Map Sub Register Address Interface Mode Register 0x00 Video Process 1 Register 0x01 Video Process 2 Register 0x02 Video Process 3 Register 0x03 Reserved Register 0x04 DAC Mode Register 0x05 Sub Carrier Frequency 0x06 Register Sub Carrier ...
Page 36
ASAHIKASEI Interface Mode Register (R/W) [Address 0x00] Sub Address 0x00 bit 7 bit 6 BLN4 BLN3 1 0 Interface Mode Register Definition BIT Register Name REC656 bit 0 REC656 I/F mode bit Master mode bit 1 MAS Set bit bit ...
Page 37
ASAHIKASEI Video Process 1 Register (R/W) [Address 0x01] Sub Address 0x01 bit 7 bit 6 bit 5 BBG CBG SETUP 0 0 Video Process 1 Register Definition Register BIT Name Video Mode 0 bit 0 VM0 Register ~ ~ ~ ...
Page 38
ASAHIKASEI Video Process 2 Register (R/W) [Address 0x02] Sub Address 0x02 bit 7 bit 6 Reserved Reserved 0 0 Video Process 2 Register Definition Register BIT Name bit 0 VBID Video ID bit bit 1 CC21 Closed Caption bit Closed ...
Page 39
ASAHIKASEI Reserved Register (R/W) [Address 0x04] Sub Address 0x04 bit 7 bit 6 Reserved Reserved 1 0 Reserved Register BIT Name bit 0 ~ Reserved Reserved bit. bit 7 DAC Mode Register (R/W) [Address 0x05] Sub Address 0x05 bit 7 ...
Page 40
ASAHIKASEI Sub Carrier Frequency Control Register (R/W) [Address 0x06] Sub Address 0x06 bit 7 Bit 6 SUBF7 SUBF6 0 0 Sub Carrier Frequency Control Register Definition Register BIT Name bit 0 SUBF0 Sub Carrier ~ ~ Frequency Control bit 7 ...
Page 41
ASAHIKASEI Closed Caption Data 1 Register (R/W) [Address 0x16] Closed Caption Data 2 Register (R/W) [Address 0x17] Sub Address 0x16 bit 7 bit 6 CC7 Sub Address 0x17 bit 7 bit 6 CC15 CC14 0 0 ...
Page 42
ASAHIKASEI Video ID 1 Register (R/W) [Address 0x1A] Video ID 2 Register (R/W) [Address 0x1B] Sub Address 0x1A bit 7 bit 6 Reserved Reserved 0 0 Sub Address 0x1B bit 7 bit 6 VBID7 VBID8 0 0 • Please write ...
Page 43
ASAHIKASEI Device ID Register (R/W) [Address 0x25] Sub Address 0x25 bit 7 Bit 6 DEV7 DEV6 0 0 Device ID Register Definition Register BIT Name bit 0 DEV0 ~ ~ Device ID bit bit 7 DEV7 Revision ID Register (R/W) ...
Page 44
ASAHIKASEI SYSTEM CONNECTION EXAMPLE MPEG SYSCLK Decoder FID/ VSYNC HSYNC SDA Bus SCL Digital 3.3V DVDD 10uF Rev.00 COMPOSITE - VREFOUT VREFIN AK8813/14 IREF DVSS AVSS AVDD 0.1uF 0.1uF Digital ...
Page 45
ASAHIKASEI 48pin LQFP 9.0 ± 0 0.5 0.10 Package & Lead frame material Package molding compound : Lead frame material : Lead frame surface treatment : Rev.00 PACKAGE 7.0 0.22 ± 0.08 M 0.10 0.5 ± 0.2 Epoxy ...
Page 46
ASAHIKASEI 57Pin FBGA 5.0 ± 0.1 Package & Lead frame material Package molding compound: Interposer material: Rev.00 57 − Φ0.3 ± 0.05 Φ0. 0.5 0.20 S SEATING PLANE 0.08 S Epoxy BT resin - 47 - [AK8813/14] ...
Page 47
ASAHIKASEI 48pin LQFP (Pb Free Package) AK8813VQ Rev.00 1) Asahi Kasei Logo 2) Marketing Code : AK8813 3) Date Code : XXXXXXX (7 digits) 4) Pin #1 indication - 48 - [AK8813/14] 2004/Oct ...
Page 48
ASAHIKASEI 57Pin FBGA 8813 YWWL 57Pin FBGA (Pb Free Package) 8813P YWWL Rev.00 1) Pin #1 indication 2) Marketing Code : 8813 3) Date Code : YWWL (4 digits) 1) Pin #1 indication 2) Marketing Code : 8813P 3) Date ...
Page 49
... ASAHIKASEI 48pin LQFP (Pb Free Package) AK8814VQ Rev.00 1) Asahi Kasei Logo 2) Marketing Code : AK8814 3) Date Code : XXXXXXX (7 digits) 4) Pin #1 indication - 50 - [AK8813/14] 2004/Oct ...
Page 50
ASAHIKASEI 57Pin FBGA (Pb Free Package) 8814 YWWL Rev.00 1) Pin #1 indication 2) Marketing Code : 8814 3) Date Code : YWWL (4 digits [AK8813/14] Y: Year WW: week L: Lot 2004/Oct ...
Page 51
ASAHIKASEI • These products and their specifications are subject to change without notice. Before considering any use or application, consult the Asahi Kasei Microsystems Co., Ltd. (AKM) sales office or authorized distributor concerning their current status. • AKM assumes no ...