SAM3SD8B Atmel Corporation, SAM3SD8B Datasheet - Page 392

no-image

SAM3SD8B

Manufacturer Part Number
SAM3SD8B
Description
Manufacturer
Atmel Corporation
Datasheets
Figure 23-14. Early Read Wait State: Write with No Hold Followed by Read with No Setup
392
392
SAM3S8/SD8
SAM3S8/SD8
A[23:0]
D[7:0]
NWE
MCK
NRD
• if the write controlling signal has no hold time and the read controlling signal has no setup
• in NCS write controlled mode (WRITE_MODE = 0), if there is no hold timing on the NCS
• in NWE controlled mode (WRITE_MODE = 1) and if there is no hold timing (NWE_HOLD =
time
signal and the NCS_RD_SETUP parameter is set to 0, regardless of the read mode
23-15). The write operation must end with a NCS rising edge. Without an Early Read Wait
State, the write operation could not complete properly.
0), the feedback of the write control signal is used to control address, data, and chip select
lines. If the external write control signal is not inactivated as expected due to load
capacitances, an Early Read Wait State is inserted and address, data and control signals are
maintained one more cycle. See
(Figure
write cycle
23-14).
no hold
Early Read
wait state
Figure
23-16.
no setup
read cycle
11090A–ATARM–10-Feb-12
11090A–ATARM–10-Feb-12
(Figure

Related parts for SAM3SD8B