EP4SE530H35C3 Altera Corporation, EP4SE530H35C3 Datasheet - Page 52

no-image

EP4SE530H35C3

Manufacturer Part Number
EP4SE530H35C3
Description
IC STRATIX IV FPGA 530K 1152HBGA
Manufacturer
Altera Corporation
Series
STRATIX® IV Er
Datasheet

Specifications of EP4SE530H35C3

Number Of Logic Elements/cells
531200
Number Of Labs/clbs
21248
Total Ram Bits
28033024
Number Of I /o
744
Number Of Gates
-
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1152-BBGA Exposed Pad
Lead Free Status
Contains lead
Rohs Status
RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP4SE530H35C3
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP4SE530H35C3
Manufacturer:
ALTERA
0
Part Number:
EP4SE530H35C3ES
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP4SE530H35C3ES
Manufacturer:
ALTERA
0
Part Number:
EP4SE530H35C3ES
Manufacturer:
ALTERA
Quantity:
20 000
Part Number:
EP4SE530H35C3N
Manufacturer:
ALTERA
Quantity:
586
Part Number:
EP4SE530H35C3N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP4SE530H35C3NES
Manufacturer:
ALTERA
Quantity:
3 000
Part Number:
EP4SE530H35C3NES
Manufacturer:
ALTERA
Quantity:
20 000
1–44
Table 1–31. Transceiver Jitter Specifications for Protocols by Stratix IV GT Devices (Part 1 of 2)
Stratix IV Device Handbook Volume 4: Device Datasheet and Addendum
XLAUI/CAUI Transmit Jitter Generation (1),
Total Jitter
Deterministic
Jitter
XLAUI/CAUI Receiver Jitter Tolerance
Total Jitter
tolerance
Sinusoidal Jitter
tolerance
XFI Transmitter Jitter Generation (2),
Total jitter at
10.3125 Gbps
OTL 4.10 (1),
Total Jitter at
11.18 Gbps
Deterministic
Jitter
Description
Symbol/
(3)
Pattern = PRBS-31
V
REFCLK = 644.53 MHz
4 (XLAUI)/
10 (CAUI) channels in
Basic ×1 mode
Pattern = PRBS-31
Jitter Frequency = 40 KHz
Pattern = PRBS-31
Equalization = Disabled
BER = 1E-12
Jitter Frequency  4 MHz
Pattern = PRBS-31
Equalization = Disabled
BER = 1E-12
Pattern =
PRBS-31
Vod = 800 mV
REFCLK =
644.53 MHz
10 channels in Basic ×1 mode
Pattern = PRBS-31
V
REFCLK = 698.75 MHz
OD
OD
Table 1–31
Stratix IV GT devices.
= 800 mV
= 800 mV
Conditions
lists the transceiver jitter specifications for protocols supported by
(1)
(3)
(3)
–1 Industrial Speed
Min
> 0.62
> 0.05
Grade
> 5
Typ
Chapter 1: DC and Switching Characteristics for Stratix IV Devices
Max
0.30
0.17
0.30
0.17
0.3
–2 Industrial Speed
Min
> 0.62
> 0.05
Grade
Typ
> 5
Max
0.30
0.17
0.30
0.17
0.3
December 2011 Altera Corporation
–3 Industrial Speed
Min
Switching Characteristics
Grade
Typ
Max
0.30
0.17
0.30
0.17
Unit
UI
UI
UI
UI
UI
UI
UI
UI

Related parts for EP4SE530H35C3