ST72681 STMicroelectronics, ST72681 Datasheet
ST72681
Available stocks
Related parts for ST72681
ST72681 Summary of contents
Page 1
... Linux and MacOS. Drivers available for Windows 98 SE Orderable part numbers ST72681/R20 USB 2.0 high speed ( 11MB/s and 7MB/s LQFP48 7x7 / Die form Rev 6 ST72681 Not For New Design LQFP48 7x7 ® package ST72681/R21 12MB/s and 8MB/s 3 +70 °C www.st.com 1/34 1 ...
Page 2
... Human interface implementation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 6.1 LED behavior . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 6.2 Read only switch . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 7 Electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 2/34 Hardware error correction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 Firmware error management . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 Bad block identification . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 Bad block replacement . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 Late fail block . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 LUT usage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 BOT specification . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 SCSI specification . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 Bootability specification . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 Public drive . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 Private drive . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 Additional drive . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 CD-ROM considerations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 ST72681 ...
Page 3
... ST72681 7.1 Parameter conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 7.1.1 7.1.2 7.1.3 7.1.4 7.1.5 7.2 Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 7.2.1 7.2.2 7.2.3 7.3 Operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 7.3.1 7.4 Supply current characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 7.4.1 7.4.2 7.5 Clock and timing characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 7.5.1 7.5.2 7.6 EMC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 7.6.1 7.6.2 7.6.3 7.7 I/O port pin characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 7.7.1 7.7.2 7.8 Control pin characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 7.8.1 7.9 Other communication interface characteristics . . . . . . . . . . . . . . . . . . . . 28 7.9.1 7.9.2 8 Package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 9 Device ordering information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 10 Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 Minimum and maximum values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 Typical values ...
Page 4
... Introduction 1 Introduction The ST72681 is a USB 2.0 high-speed Flash drive controller. The USB 2.0 high-speed interface including PHY and function supports USB 2.0 mass storage device class. The mass storage controller interface (MSCI) combined with the Reed-Solomon encoder/decoder on-the-fly correction (4-byte on 512-byte data blocks) provides a flexible, high transfer rate solution for interfacing a wide of range NAND Flash memory device types ...
Page 5
... LQFP package pinout 1. Must remain NOT connected in the application. /0.7V with input trigger VDDA 1 OSCIN 2 OSCOUT 3 VSSA 4 RREF 5 VSSC 6 ST72681 VDDC 7 VDD3 8 USBDP 9 USBDM 10 VSSBL 11 VDDBL Pin description Table 2, Table 3, Table ...
Page 6
... Supply voltage for DLL & XOR tree (1 Ground for DLL & XOR tree (1.8 V) Ref. resistor for integrated impedance process adaptation I/O (11.3 kOhms 1% pull down) Type S Ground for oscillator & PLL (1 MHz oscillator output I 12 MHz oscillator input S Supply voltage for oscillator & PLL (1.8 V) ST72681 Description Description Description ...
Page 7
... ST72681 Table 5. General purpose I/O ports /mass storage I/Os Pin Pin name 45 NAND D[0] 44 NAND D[1] 43 NAND D[2] 42 NAND D[3] 41 NAND D[4] 40 NAND D[5] 39 NAND D[6] 38 NAND D[7] 26 NAND ALE 22 NAND CLE 21 NAND WE 20 NAND RE 19 NAND CE1 18 NAND CE2 17 NAND CE3 16 NAND CE4 37 NAND RnB 36 NAND WP 35 READ ONLY 34 EEPROM SCL ...
Page 8
... Application schematics 3 Application schematics Figure 3. Application schematic ST72681/R20 only supports single NAND Flash Chip Enable configuration (one NAND Flash device with one Chip Enable signal). Note that pins NAND_RnB2, NAND_CE2, NAND_CE3 and NAND_CE4 should remain unconnected. 8/34 ST72681 ...
Page 9
... ST72681 ST72681/R21 can support up to four NAND Flash Chip Enable signals. The application can use one of the following configurations: ● One NAND Flash device with four Chip Enable signals; NAND_CE1, NAND_CE2, NAND_CE3 and NAND_CE4 are used. ● One NAND Flash device with two Chip Enable signals; NAND_CE1 and NAND_CE2 are used. ● ...
Page 10
... MB; SLC2K; Single CE 512 MB; SLC2K; Single CE 512 MB; SLC2K; Dual CE 1 GB; SLC2K; Single CE 512 MB; MLC2K; Single CE 1 GB; MLC2K; Dual CE 256 MB; SLC2K; Single CE 512 MB; SLC2K; Single CE 1 GB; SLC2K; Dual CE ST72681 (1)(2) Number of NAND devices supported R20 device R21 device ...
Page 11
... Management of bad NAND Flash blocks NAND Flash device manufacturers deliver their products with factory-marked bad blocks. This marking depends on the manufacturer and the NAND Flash type (page size, memory technology, etc.). The ST72681 supports all bad block markings currently available on the market. 4.3.1 ...
Page 12
... Valid data from the old block is copied to the new block. ● New data from the write command is written to the new block. ● The old block is erased. ● The LUT is updated after identifying the new block in the used block part and the old block in the free block part. 12/34 ST72681 ...
Page 13
... This method shares the wearing evenly across all blocks of the concerned zone. 4.5 NAND Flash interface configuration Applications based on ST72681 can be configured through a dedicated PC software tool. The NAND Flash RE and WE signals frequencies can be independently configured to 30 MHz, 20 MHz, 15 MHz, 12 MHz and 10 MHz. ...
Page 14
... Mass storage implementation 5.1 USB characteristics The ST72681 is compliant with USB 2.0 specification able to operate in both high speed and full speed modes using a bidirectional control endpoint 0 and a bidirectional bulk endpoint 2. It automatically recognizes the speed to use on the bus by a process of negotiation with USB Host ...
Page 15
... CD-ROM considerations When a drive is declared as CD-ROM, the ST72681/R21 manages this drive with a logical block size of 2 Kbytes correctly recognized by the host preferable to build a CDFS partition on this CD-ROM. See the ‘ST7268x Production Tool User Manual’ for more information. Note that the ST72681/R20 doesn’ ...
Page 16
... Use of LED 1 is optional. When this option is not active, LED 2 reacts to both USB and NAND Flash activity. 6.2 Read only switch The READ ONLY pin of the ST72681 is an input pin to be connected to VDD or GND depending on the behavior of the device. ● When this pin is connected to GND, no limitations are applied on the PC command received. ● ...
Page 17
... ST72681 7 Electrical characteristics 7.1 Parameter conditions Unless otherwise specified, all voltages are referred to V 7.1.1 Minimum and maximum values Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the Devices with an ambient temperature at T the selected temperature range) ...
Page 18
... Electrostatic discharge voltage (Human Body Model) Electrostatic discharge voltage (Machine Model DD33 DD33 SS absolute maximum rating must be respected, otherwise Figure 5. Maximum value 4 0 0.3 DD33 See Section 7.6.3 on page 23 could damage the device if an unintentional SS > V while a negative injection is IN DD33 ST72681 Unit V V ...
Page 19
... ST72681 7.2.2 Current characteristics Table 8. Current characteristics Symbol I VDD33 I VSS ( All power supply (V 2. Refer to Table 5: General purpose I/O ports /mass storage I/Os I/Os. 7.2.3 Thermal characteristics Table 9. Thermal characteristics Symbol T STG T JMAX 7.3 Operating conditions 7.3.1 General operating conditions Table 10. General operating conditions Symbol f Internal clock frequency ...
Page 20
... FUNCTIONALITY GUARANTEED IN THIS AREA SUPPLY VOLTAGE [V 3.3 3.6 Conditions Min. Typ 3 (1) Conditions Typ. Max. 1000 2000 Section 7.5. and T . OSC A (1) Min. Typ. Max 133 200 800 ST72681 ] DD33 Max. Unit 35 mA 190 µA (2) Unit µA Unit 12 t CPU ns ...
Page 21
... Crystal oscillator The ST72681 internal clock is supplied from a crystal oscillator. All the information given in this paragraph are based on characterization results with specified typical external components. In the application the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and start-up stabilization time ...
Page 22
... V V FFTB V pins to induce a functional SS33 disturbance 22/34 Parameter = 3 DD33 complies with IEC 1000-4-2 specifications = 3 and V DD33 DD33 complies with IEC 1000-4-4 specifications ST72681 and DD33 Level/ Conditions Class = +25 ° MHz A OSC 4B = +25 ° MHz A OSC 4A ...
Page 23
... ST72681 7.6.2 Electromagnetic interference (EMI) Based on a simple application running on the product (toggling 2 LEDs through the I/O ports), the product is monitored in terms of emission. This emission test is in line with the norm SAE J 1752/3 which specifies the board and the loading of each pin. Table 17. ...
Page 24
... IL IH Vil/Vih (V) 2.5 2 1.5 1 0.5 0 2.7 2.8 2.9 3 3.1 3.2 3.3 Vdd (V) vs. V with DD33 IN SS I/Os pullup resistance 2.7 2.8 2.9 3 3.1 3.2 3.3 Vdd (V) ST72681 , and T unless otherwise specified. A Min. Typ. Max. 0. DD33 0. DD33 400 ≤ DD33 1 ≤ DD33 DD33 3.3 V 3.4 3.5 3.6 3.4 3.5 3.6 Unit V mV µ ...
Page 25
... ST72681 Figure 10. Two typical Applications with unused I/O Pin V DD33 10kΩ 7.7.2 Output driving current Subject to general operating conditions for V Table 21. Output driving current Symbol Output low level voltage for a D2 I/O pin when 8 pins are sunk at same time (see Output low level voltage for a D4 I/O pin when 8 ...
Page 26
... Iol (mA) -V vs. V (I/O D2) DD33 OH DD33 Vdd-Voh I/ Vdd=3.3V 200 150 100 Ioh (mA) -V vs. V (I/O D4) DD33 OH DD33 Vdd-Voh I/ Vdd=3.3V 180 160 140 120 100 Ioh (mA ST72681 ...
Page 27
... ST72681 Figure 16. Typical V 7.8 Control pin characteristics 7.8.1 Asynchronous RESET pin +55 °C unless otherwise specified. A Table 22. RESET pin characteristics Symbol V Input low level voltage IL V Input high level voltage IH V Schmitt trigger voltage hysteresis hys R Pull-up equivalent resistor ON t External reset pulse hold time ...
Page 28
... Figure 19. Timing diagrams for output mode (with max CTRL signal = 50 pF, DATA) CTRL external DATA external the data output time for data sampling. DO 28/34 on RESET pin ON NRESET pullup (kOhms) 100 2.5 3 Vdd (V) DATA( DATA( ST72681 3.5 DATA(i+1) DATA(i+1) ...
Page 29
... ST72681 Table 23. MSCI Parallel Interface: DC Characteristics Symbol t Data Setup Time DS t Data Output time DO C CTRL line capacitance CTRL C Data line capacitance DATA 1. Data based on design simulation and not tested in production. 7.9.2 Universal serial bus interface (USB) Table 24. DC characteristics Symbol I Suspend current ...
Page 30
... USB High Speed Transmit Waveform requirements Unit Interval (UI) Level 1 Level 2 Point 1 Point 2 Point 3 Point 4 Point 5 Point 6 Figure 20. USB signal eye diagram 30/34 Voltage Level (DP - DN) - 475 mV -475 300 mV 300 mV -300 mV -300 mV ST72681 Time 2.082 to 2.084 95% UI 35% UI 65% UI 35% UI 65% UI ...
Page 31
... ST72681 8 Package mechanical data In order to meet environmental requirements, ST offers this device in different grades of ® ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ® ECOPACK trademark. Figure 21. 48-pin low profile quad flat package outline Table 27 ...
Page 32
... Support for NAND Flash devices Continued AutoRun CDROM partition support Table 29. Ordering information Part number ST72681/R20 ST72681/R21 (latest firmware revision) 32/34 Description Firmware revision R21 upgrades the number of supported NAND Flash devices from single channel. AutoRun runs a program when the USB Flash Drive is inserted into a computer ...
Page 33
... ST72681 10 Revision history Table 30. Document revision history Date 27-May-2005 18-Nov-2005 06-Feb-2006 09-Jan-2007 30-Aug-2007 22-Jan-2009 Revision Changed status of the document Changed description on 1st page Removed unconnected pins in 1.0 Changed Table 4 on page 6 Changed pin 5 description in Changed section 3 on page 7 Changed Figure 3 on page 8 ...
Page 34
... Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America 34/34 Please Read Carefully: © 2009 STMicroelectronics - All rights reserved STMicroelectronics group of companies www.st.com ST72681 ...