SAF-C161K-LM Infineon Technologies, SAF-C161K-LM Datasheet - Page 41

no-image

SAF-C161K-LM

Manufacturer Part Number
SAF-C161K-LM
Description
Manufacturer
Infineon Technologies
Datasheet

Specifications of SAF-C161K-LM

Packages
PG-MQFP-80
Max Clock Frequency
20.0 MHz
Sram (incl. Cache)
1.0 KByte
Program Memory
0.0 KByte

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SAF-C161K-LM 3V HA
Manufacturer:
Infineon Technologies
Quantity:
10 000
Part Number:
SAF-C161K-LM HA
Manufacturer:
Infineon Technologies
Quantity:
10 000
Table 9
CLKCFG
(P0H.7-5)
1)
Prescaler Operation
When prescaler operation is configured (CLKCFG = 1XX
from the internal oscillator (input clock signal) by a 2:1 prescaler.
The frequency of
the duration of an individual TCL) is defined by the period of the input clock
The timings listed in the AC Characteristics that refer to TCLs therefore can be
calculated using the period of
Direct Drive
When direct drive is configured (CLKCFG = 0XX
the internal oscillator with the input clock signal.
The frequency of
f
f
The timings listed below that refer to TCLs therefore must be calculated using the
minimum TCL that is possible under the respective circumstances. This minimum value
can be calculated via the following formula:
For two consecutive TCLs the deviation caused by the duty cycle of
so the duration of 2TCL is always 1/
be used only once for timings that require an odd number of TCLs (1, 3, …). Timings that
require an even number of TCLs (2, 4, …) may use the formula 2TCL = 1/
Data Sheet
CPU
OSC
0 X X
1 X X
The maximum frequency depends on the duty cycle of the external clock signal.
.
TCL
(i.e. the duration of an individual TCL) is defined by the duty cycle of the input clock
min
f
f
= 1/
CPU Frequency
f
OSC
OSC
C161K/O Clock Generation Modes
CPU
f
f
OSC
f
CPU
/ 2
CPU
=
1
f
OSC
is half the frequency of
directly follows the frequency of
DC
min
F
f
OSC
2 to 50 MHz
External Clock
Input Range
1 to 25 MHz
for any TCL.
(DC = duty cycle)
f
OSC
. The minimum value TCL
37
f
OSC
B
) the CPU clock is directly driven from
and the high and low time of
CPU clock via prescaler
Notes
Direct drive
f
OSC
B
) the CPU clock is derived
so the high and low time of
1)
f
OSC
min
therefore has to
is compensated
f
V2.0, 2001-01
OSC
f
OSC
f
.
CPU
C161O
C161K
.
(i.e.

Related parts for SAF-C161K-LM