74LVC16241ADGG,118 NXP Semiconductors, 74LVC16241ADGG,118 Datasheet

no-image

74LVC16241ADGG,118

Manufacturer Part Number
74LVC16241ADGG,118
Description
IC BUFF DVR TRI-ST 16BIT 48TSSOP
Manufacturer
NXP Semiconductors
Series
74LVCr
Datasheet

Specifications of 74LVC16241ADGG,118

Logic Type
Buffer/Line Driver, Non-Inverting
Number Of Elements
4
Number Of Bits Per Element
4
Current - Output High, Low
24mA, 24mA
Voltage - Supply
1.2 V ~ 3.6 V
Operating Temperature
-40°C ~ 125°C
Mounting Type
Surface Mount
Package / Case
48-TSSOP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
935235130118
1. General description
2. Features
The 74LVC16241A is a high-performance, low-power and low-voltage Si-gate CMOS
device and superior to most advanced CMOS compatible TTL families.
Inputs can be driven from either 3.3 V or 5 V devices. In 3-state operation, outputs can
handle 5 V. These features allow the use of these devices in a mixed 3.3 V and 5 V
environment.
The 74LVC16241A is a 16-bit non-inverting buffer/line driver with 3-state outputs. The
3-state outputs are controlled by the output enable inputs (1OE, 2OE, 3OE and 4OE).
Schmitt-trigger action at all inputs makes the circuit highly tolerant for slower input rise
and fall times. The device can be used as four 4-bit buffers, two 8-bit buffers or one 16-bit
buffer.
74LVC16241A
16-bit buffer/line driver with 5 V tolerant inputs/outputs;
3-state
Rev. 03 — 16 February 2004
5 V tolerant inputs and outputs for interfacing with 5 V logic
Wide supply voltage range from 1.2 V to 3.6 V
CMOS low power consumption
MULTIBYTE flow-through standard pin-out architecture
Low inductance multiple power and ground pins for minimum noise and ground
bounce
Direct interface with TTL levels
High-impedance outputs when V
Complies with JEDEC standard no. 8-1A
ESD protection:
Specified from 40 C to +85 C and 40 C to +125 C.
HBM EIA/JESD22-A114-A exceeds 2000 V
MM EIA/JESD22-A115-A exceeds 200 V.
CC
= 0 V
Product data sheet

Related parts for 74LVC16241ADGG,118

74LVC16241ADGG,118 Summary of contents

Page 1

V tolerant inputs/outputs; 3-state Rev. 03 — 16 February 2004 1. General description The 74LVC16241A is a high-performance, low-power and low-voltage Si-gate CMOS device and superior to most advanced CMOS compatible TTL families. Inputs ...

Page 2

Philips Semiconductors 3. Quick reference data Table 1: GND = Symbol PHL PLH [ input frequency in MHz output ...

Page 3

Philips Semiconductors 5. Functional diagram 1 25 1OE 3OE 47 1A0 1A1 46 44 1A2 43 1A3 2A0 41 40 2A1 38 2A2 2A3 37 36 3A0 3A1 35 33 3A2 3A3 32 30 4A0 29 4A1 4A2 27 4A3 ...

Page 4

Philips Semiconductors 1A0 1A1 1A2 1A3 1OE 2A0 2A1 2A2 2A3 2OE Fig 3. Logic diagram. 9397 750 12672 Product data sheet 16-bit buffer/line driver with 5 V tolerant inputs/outputs; 3-state 47 2 1Y0 46 3 1Y1 44 5 1Y2 ...

Page 5

Philips Semiconductors 6. Pinning information 6.1 Pinning Fig 4. Pin configuration. 6.2 Pin description Table 3: Pin 9397 750 12672 Product data sheet 16-bit buffer/line driver with 5 V ...

Page 6

Philips Semiconductors Table 3: Pin ...

Page 7

Philips Semiconductors 7. Functional description 7.1 Function table Table 4: Input nAn [ HIGH voltage level LOW voltage level don’t care high-impedance OFF-state. 8. Limiting values Table 5: In ...

Page 8

Philips Semiconductors 9. Recommended operating conditions Table 6: Symbol amb 10. Static characteristics Table 7: Static characteristics At recommended operating conditions; voltages are referenced to GND (ground = ...

Page 9

Philips Semiconductors Table 7: Static characteristics At recommended operating conditions; voltages are referenced to GND (ground = 0 V). Symbol Parameter +125 C amb V HIGH-level input IH voltage V LOW-level input IL voltage V ...

Page 10

Philips Semiconductors 11. Dynamic characteristics Table 8: Dynamic characteristics At recommended operating conditions; see Symbol Parameter [ +85 C amb propagation delay PLH PHL nAn to nYn 3-state output ...

Page 11

Philips Semiconductors Table 8: Dynamic characteristics At recommended operating conditions; see Symbol Parameter 3-state output PHZ PLZ disable time nOE to nYn 3-state output disable time nOE to nYn [1] Typical values are measured at T [2] ...

Page 12

Philips Semiconductors Fig 6. 3-state enable and disable times for inputs 1OE and 4OE. Table 10: Supply voltage V CC 1.2 V 2 3.6 V 9397 750 12672 Product data sheet 16-bit buffer/line driver with 5 ...

Page 13

Philips Semiconductors Fig 7. 3-state enable and disable times for inputs 2OE and 3OE. Table 11: Supply voltage V CC 1.2 V 2 3.6 V 9397 750 12672 Product data sheet 16-bit buffer/line driver with 5 ...

Page 14

Philips Semiconductors Fig 8. Load circuitry for switching times. Table 12: Supply voltage V CC 1.2 V 2 3.6 V [1] The circuit performs better when R 9397 750 12672 Product data sheet 16-bit buffer/line driver ...

Page 15

Philips Semiconductors 13. Package outline SSOP48: plastic shrink small outline package; 48 leads; body width 7 pin 1 index 1 e DIMENSIONS (mm are the original dimensions) A UNIT max. ...

Page 16

Philips Semiconductors TSSOP48: plastic thin shrink small outline package; 48 leads; body width 6 pin 1 index 1 DIMENSIONS (mm are the original dimensions). A UNIT max. 0.15 1.05 mm ...

Page 17

Philips Semiconductors 14. Revision history Table 13: Revision history Document ID Release date 74LVC16241A_3 20040216 • Modifications: The format of this data sheet has been redesigned to comply with the new presentation and information standard of Philips Semiconductors. • Table ...

Page 18

Philips Semiconductors 15. Data sheet status [1] Level Data sheet status Product status I Objective data Development II Preliminary data Qualification III Product data Production [1] Please consult the most recently issued data sheet before initiating or completing a design. ...

Page 19

Philips Semiconductors 19. Contents 1 General description . . . . . . . . . . . . . . . . . . . . . . 1 2 Features . . . . . . . . ...

Related keywords