N25Q128 Numonyx, N25Q128 Datasheet - Page 45

no-image

N25Q128

Manufacturer Part Number
N25Q128
Description
128-mbit 3 V, Multiple I/o, 4-kbyte Subsector Erase On Boot Sectors, Xip Enabled, Serial Flash Memory With 108 Mhz Spi Bus Interface
Manufacturer
Numonyx
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
N25Q128A11B1240F
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
N25Q128A11B1241F
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
N25Q128A11BSF40F
Manufacturer:
MICRON
Quantity:
1 200
Part Number:
N25Q128A11BSF40G
Manufacturer:
LT
Quantity:
726
Part Number:
N25Q128A11E1240E
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
N25Q128A11E1240E
Manufacturer:
MICRON
Quantity:
20 000
Part Number:
N25Q128A11E1241E
Manufacturer:
ST
0
Part Number:
N25Q128A11E1241E
Manufacturer:
MICRON/镁光
Quantity:
20 000
Part Number:
N25Q128A11EF740E
Manufacturer:
SAMSUNG
Quantity:
560
Part Number:
N25Q128A11EF740F
Manufacturer:
TI
Quantity:
101
Part Number:
N25Q128A11EF840E
Manufacturer:
DIODES
Quantity:
3 000
Part Number:
N25Q128A11EF840E
Manufacturer:
MICRON
Quantity:
20 000
Part Number:
N25Q128A11ESE40F
Manufacturer:
ST
0
Part Number:
N25Q128A11ESE40F
Manufacturer:
MICRON
Quantity:
20 000
Part Number:
N25Q128A11ESE40G
Manufacturer:
MIRON
Quantity:
20 000
Part Number:
N25Q128A11ESE40G
0
6.5.1
6.5.2
6.5.3
Table 7.
P/E Controller Status bit
The bit 7 of the Flag Status register represents the Program/Erase Controller Status bit, It
indicates whether there is a Program/Erase internal cycle active. When P/E Controller
Status bit is Low (FSR<7>=0) the device is busy; when the bit is High (FSR<7>=1) the
device is ready to process a new command.
This bit has the same meaning of Write In Progress (WIP) bit of the standard SPI Status
Register, but with opposite logic: FSR<7> = not WIP
It's possible to make the polling instructions, to check if the internal modify operations are
finished, both on the Flag Status register bit 7 or on WIP bit of the Status Register.
Erase Suspend Status bit
The bit 6 of the Flag Status register represents the Erase Suspend Status bit, It indicates
that an Erase operation has been suspended or is going to be suspended.
The bit is set (FSR<6>=1) within the Erase Suspend Latency time, that is as soon as the
Program/Erase Suspend command (PES) has been issued, therefore the device may still
complete the operation before entering the Suspend Mode.
The Erase Suspend Status should be considered valid when the P/E Controller bit is high
(FSR<7>=1).
When a Program/Erase Resume command (PER) is issued the Erase Suspend Status bit
returns Low (FSR<6>=0)
Erase Status bit
The bit 5 of the Flag Status Register represents the Erase Status bit. It indicates an erase
failure or a protection error when an erase operation is issued.
When the Erase Status bit is High (FSR<5>=1) after an Erase failure that means that the
P/E Controller has applied the maximum pulses number to the portion to be erased and still
failed to verify that it has correctly erased.
The Erase Status bit should be read once the P/E Controller Status bit is High.
7
6
5
4
3
2
1
0
BIT
P/E Controller (not WIP)
Erase Suspend
Erase
Program
VPP
Program Suspend
Protection
RESERVED
Flag Status Register
Description
Status
Status
Error
Error
Error
Status
Error
Note
45/180

Related parts for N25Q128