N25Q128 Numonyx, N25Q128 Datasheet - Page 95

no-image

N25Q128

Manufacturer Part Number
N25Q128
Description
128-mbit 3 V, Multiple I/o, 4-kbyte Subsector Erase On Boot Sectors, Xip Enabled, Serial Flash Memory With 108 Mhz Spi Bus Interface
Manufacturer
Numonyx
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
N25Q128A11B1240F
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
N25Q128A11B1241F
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
N25Q128A11BSF40F
Manufacturer:
MICRON
Quantity:
1 200
Part Number:
N25Q128A11BSF40G
Manufacturer:
LT
Quantity:
726
Part Number:
N25Q128A11E1240E
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
N25Q128A11E1240E
Manufacturer:
MICRON
Quantity:
20 000
Part Number:
N25Q128A11E1241E
Manufacturer:
ST
0
Part Number:
N25Q128A11E1241E
Manufacturer:
MICRON/镁光
Quantity:
20 000
Part Number:
N25Q128A11EF740E
Manufacturer:
SAMSUNG
Quantity:
560
Part Number:
N25Q128A11EF740F
Manufacturer:
TI
Quantity:
101
Part Number:
N25Q128A11EF840E
Manufacturer:
DIODES
Quantity:
3 000
Part Number:
N25Q128A11EF840E
Manufacturer:
MICRON
Quantity:
20 000
Part Number:
N25Q128A11ESE40F
Manufacturer:
ST
0
Part Number:
N25Q128A11ESE40F
Manufacturer:
MICRON
Quantity:
20 000
Part Number:
N25Q128A11ESE40G
Manufacturer:
MIRON
Quantity:
20 000
Part Number:
N25Q128A11ESE40G
0
9.1.16
DQ0
DQ1
DQ3
DQ2
C
S
Figure 24. Quad Input Extended Fast Program instruction sequence
Program OTP instruction (POTP)
The Program OTP instruction (POTP) is used to program at most 64 bytes to the OTP
memory area (by changing bits from 1 to 0, only). Before it can be accepted, a Write Enable
(WREN) instruction must previously have been executed. After the Write Enable (WREN)
instruction has been decoded, the device sets the Write Enable Latch (WEL) bit.
The Program OTP instruction is entered by driving Chip Select (S) Low, followed by the
instruction opcode, three address bytes and at least one data byte on Serial Data input
(DQ0). Chip Select (S) must be driven High after the eighth bit of the last data byte has been
latched in, otherwise the Program OTP instruction is not executed.
There is no rollover mechanism with the Program OTP (POTP) instruction. This means that
the Program OTP (POTP) instruction must be sent with a maximum of 65 bytes to program,
once all 65 bytes have been latched in, any following byte will be discarded.
As soon as Chip Select (S) is driven High, the self-timed Page Program cycle (whose
duration is tPP) is initiated. While the Program OTP cycle is in progress, the Status Register
may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress
(WIP) bit is 1 during the self-timed Program OTP cycle, and it is 0 when it is completed. At
some unspecified time before the cycle is complete, the Write Enable Latch (WEL) bit is
reset.
To lock the OTP memory:
Bit 0 of the OTP control byte, that is byte 64, is used to permanently lock the OTP memory
array.
When bit 0 of byte 64 = '1', the 64 bytes of the OTP memory array can be programmed.
When bit 0 of byte 64 = '0', the 64 bytes of the OTP memory array are read-only and
cannot be programmed anymore.
0
‘1’
Don’t Care
Don’t Care
1
Instruction
2
3
4
5
6
7
23 19 15
20 16 12 8
21 17 13 9
22 18 14 10
8
24-bit address
9 10
11
11 12 13 14 15 16
6
7
5
4
3
1
2
0
7
5
6
4
MSB
1
Data In
2
3
1
0
6
7
5
4
MSB
2
17 18 19
2
3
1
0
6
7
5
4
MSB
3
Data In
3
1
2
0
Quad_Input_Extended_Fast_Program
20
7
5
6
4
MSB
4
3
21
1
2
0
22
6
7
5
4
MSB
5
Data In
23
2
3
1
0
7
24
5
6
4
MSB
6
25
2
3
1
0
7
26
5
6
4
MSB
7
27
3
1
2
0
95/180

Related parts for N25Q128