ACS8515REV2.1 Semtech Corporation, ACS8515REV2.1 Datasheet - Page 11

• Manufacturer Part Number: ACS8515REV2.1
• Description: Line Card Protection Switch for Sonet or SDH Network Elements
• Manufacturer: Semtech Corporation

Table 6. Amplitude and Frequency values for Jitter Tolerance
Table 6. Amplitude and Frequency values for Jitter Tolerance
The registers sts_curr_inc_offset (address 0C,
0D, 07) report the frequency of the DPLL with
respect to the external TCXO frequency. This is
a 19 bit signed number with one LSB
representing 0.0003 ppm (range of +/- 80
ppm). Reading this regularly can show how the
currently locked source is varying in value e.g.
due to wander on its input.
The ACS8515 performs automatic frequency
monitoring with an acceptable input frequency
offset range of +/- 16.6 ppm. The ACS8515
DPLL has a programmable frequency limit of
+/- 80 ppm. If the range is programmed to be
> 16.6 ppm, the frequency monitors should be
disabled so the input reference source is not
automatically rejected as out of frequency
range.
(for inputs supporting G.783 compliant sources)
Table 6. Amplitude and Frequency values for Jitter Tolerance
Table 6. Amplitude and Frequency values for Jitter Tolerance
Table 6. Amplitude and Frequency values for Jitter Tolerance
(for inputs supporting G.783 compliant sources)
Revision 2.01/December 2005 Semtech Corp.
Figure 3. Minimum Input Jitter Tolerance (OC-3/STM-1)
Figure 3. Minimum Input Jitter Tolerance (OC-3/STM-1)
Figure 3. Minimum Input Jitter Tolerance (OC-3/STM-1)
Figure 3. Minimum Input Jitter Tolerance (OC-3/STM-1)
Figure 3. Minimum Input Jitter Tolerance (OC-3/STM-1)
ADVANCED COMMUNICATIONS
l
l
l
l
l
S M
S M
S M
S M
S
T S
v e
v e
v e
v e
v e
T
T
T
T
T
M
A0
A0
A1
A1
A2
A2
A3
A3
A4
A4
M
l e
l e
l e
l e
l e
1 -
2
A0
A0
A 0
A
A0
8
f0
f0
0
0
0
P
P
P
P
P
e
e
e
e
e
k a
k a
k a
k a
k a
3
A1
A 1
A1
A1
A
1
u (
u (
u (
u (
u (
1
o t
o t
o t
o t
o t
1
i n
i n
i n
i n
i n
p
p
p
p
p
I t
I t
I t
I t
I t
e
e
e
e
e
k a
k a
k a
k a
k a
t n
t n
t n
t n
t n
A2
A2
A 2
A
A2
3
2
9
f1
f1
r e
r e
r e
r e
r e
a
a
a
a
a
m
m
m
m
m
a v
a v
a v
a v
a v
p
p
p
p
p
) l
) l
) l
) l
) l
i l
i l
i l
i l
i l
A3
A3
A 3
A
A3
1
f2
f2
u t
u t
u t
5 .
u t
u t
3
d
d
d
d
d
e
e
e
e
e
0
A4
A4
A 4
A
A4
1 .
4
5
1
F0
F0
F0
F0
F
2
0
u
f3
f3
1
F1
F1
F1
F1
F
7
1
8
f4
f4
u
11
1
F2
F2
F2
F
F2
6 .
Output Clock Ports
Output Clock Ports
Output Clock Ports
Output Clock Ports
Output Clock Ports
The ACS8515 supports two SEC output clocks,
on TTL and PECL/LVDS ports, and a pair of
secondary output clocks, ‘Frame-Sync’ and
‘Multi-Frame-Sync’. The two output clocks are
individually controllable. The ‘Frame-Sync’ and
‘Multi-Frame-Sync’ are derived from the main
SEC clock. The frequencies of the output clock
are selectable from a range of pre-defined spot
frequencies, with a variety of output
technologies supported, as defined in Table 8.
Low Speed Output Clock
Low Speed Output Clock
Low Speed Output Clock
Low Speed Output Clock
Low Speed Output Clock
The O2 SEC clock is supplied on a TTL port with
a fixed frequency of 19.44 MHz.
2
m
ACS8515 Rev2.1 LC/P
1
5
F3
F3
F3
F3
F
Jitter and wander frequency (l
Jitter and wander frequency (l
6 .
3
f5
f5
m
F
F
F
F
F
0
e r
e r
e r
e r
e r
f6
f6
1 .
F4
F4
F4
F4
F
q
q
q
q
q
4
2
u
u
u
u
u
5
e
e
e
e
e
n
n
n
n
n
y c
y c
y c
y c
y c
1
F5
F5
F5
F
F5
9
H (
H (
H (
H (
H (
5
3 .
) z
) z
) z
) z
) z
f8
f8
5
F6
F6
F6
F
F6
0
6
0
f9
f9
. 6
F7
F7
F7
F
F7
k 5
7
www.semtech.com
6
F8
F8
F8
F
F8
k 5
8
FINAL
1
F9
F9
F9
F
F9
3 .
9
m